JPS5631228A - Tri-state output circuit - Google Patents

Tri-state output circuit

Info

Publication number
JPS5631228A
JPS5631228A JP10689879A JP10689879A JPS5631228A JP S5631228 A JPS5631228 A JP S5631228A JP 10689879 A JP10689879 A JP 10689879A JP 10689879 A JP10689879 A JP 10689879A JP S5631228 A JPS5631228 A JP S5631228A
Authority
JP
Japan
Prior art keywords
transistor
tri
collector
emitter
base
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP10689879A
Other languages
Japanese (ja)
Inventor
Kazuyasu Ejiri
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Priority to JP10689879A priority Critical patent/JPS5631228A/en
Publication of JPS5631228A publication Critical patent/JPS5631228A/en
Pending legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/02—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components
    • H03K19/08—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using semiconductor devices
    • H03K19/082—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using semiconductor devices using bipolar transistors
    • H03K19/091—Integrated injection logic or merged transistor logic
    • H03K19/0917—Multistate logic

Landscapes

  • Engineering & Computer Science (AREA)
  • Power Engineering (AREA)
  • Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Computing Systems (AREA)
  • General Engineering & Computer Science (AREA)
  • Mathematical Physics (AREA)
  • Electronic Switches (AREA)
  • Logic Circuits (AREA)

Abstract

PURPOSE:To make the switching speed high, by holding the base voltage of the transistor, which controls the output-stage transistor, constant when the tri-state output is changed from a high impedance to a high level. CONSTITUTION:The fourth transistor Q6 where turning-on and off are controlled by the input signal has the emitter earthed and the collector connected to power source VCC through diode D6 where the cathode side is connected, the base of the third transistor Q7, and resistance R4. The gata for tri-state control is connected to the base of the third transistor Q7 through diode D3, and turning-on and off of the first transistor Q11, which has the emitter connected to the output terminal and the collector the connected to the power source side, and the second transistor, which has the emitter earthed and collector connected to the output terminal, are controlled by this transistor Q9.
JP10689879A 1979-08-22 1979-08-22 Tri-state output circuit Pending JPS5631228A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP10689879A JPS5631228A (en) 1979-08-22 1979-08-22 Tri-state output circuit

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP10689879A JPS5631228A (en) 1979-08-22 1979-08-22 Tri-state output circuit

Publications (1)

Publication Number Publication Date
JPS5631228A true JPS5631228A (en) 1981-03-30

Family

ID=14445278

Family Applications (1)

Application Number Title Priority Date Filing Date
JP10689879A Pending JPS5631228A (en) 1979-08-22 1979-08-22 Tri-state output circuit

Country Status (1)

Country Link
JP (1) JPS5631228A (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4745308A (en) * 1983-02-18 1988-05-17 Motorola, Inc. Non-inverting three state TTL logic with improved switching from a high impedance state to an active high state

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4745308A (en) * 1983-02-18 1988-05-17 Motorola, Inc. Non-inverting three state TTL logic with improved switching from a high impedance state to an active high state

Similar Documents

Publication Publication Date Title
GB1043621A (en) Electrical control circuits embodying semiconductor devices
JPS5753112A (en) Sepp power amplifier
JPS5573994A (en) Three-state output circuit
JPS5631228A (en) Tri-state output circuit
JPS54102961A (en) Electronic circuit
GB1297017A (en)
JPS5545259A (en) Transistor output circuit
JPS5636155A (en) Logical circuit
JPS56137717A (en) Current miller circuit
JPS5625831A (en) Logic circuit
JPS5510204A (en) Change-over switch circuit
JPS5634227A (en) Switching driving circuit of bipolar transistor
JPS579134A (en) Logical circuit
SU1138921A1 (en) Current amplifier
JPS5753152A (en) Inverter circuit
JPS5717233A (en) Input circuit
JPS56103539A (en) Output circuit
JPS5733832A (en) Output circuit
JPS5547729A (en) Variable time constant unit
JPS52141162A (en) Sample hold circuit
JPS5715295A (en) Sample holding circuit
JPS56114436A (en) Power transistor driving circuit
JPS57203114A (en) Power supply circuit
JPS575410A (en) Equalizer amplifier
JPS579133A (en) Semiconductor logical circuit device

Legal Events

Date Code Title Description
A521 Written amendment

Effective date: 20050316

Free format text: JAPANESE INTERMEDIATE CODE: A523

A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20050316

RD05 Notification of revocation of power of attorney

Free format text: JAPANESE INTERMEDIATE CODE: A7425

Effective date: 20050316

RD04 Notification of resignation of power of attorney

Effective date: 20050316

Free format text: JAPANESE INTERMEDIATE CODE: A7424

A131 Notification of reasons for refusal

Effective date: 20061107

Free format text: JAPANESE INTERMEDIATE CODE: A131

A977 Report on retrieval

Effective date: 20061024

Free format text: JAPANESE INTERMEDIATE CODE: A971007

A601 Written request for extension of time

Free format text: JAPANESE INTERMEDIATE CODE: A601

Effective date: 20070131

A602 Written permission of extension of time

Effective date: 20070402

Free format text: JAPANESE INTERMEDIATE CODE: A602

A521 Written amendment

Effective date: 20070506

Free format text: JAPANESE INTERMEDIATE CODE: A523

A02 Decision of refusal

Free format text: JAPANESE INTERMEDIATE CODE: A02

Effective date: 20070703

A521 Written amendment

Free format text: JAPANESE INTERMEDIATE CODE: A821

Effective date: 20071002

A521 Written amendment

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20071031

A911 Transfer of reconsideration by examiner before appeal (zenchi)

Effective date: 20071220

Free format text: JAPANESE INTERMEDIATE CODE: A911

TRDD Decision of grant or rejection written
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20080305

A61 First payment of annual fees (during grant procedure)

Effective date: 20080327

Free format text: JAPANESE INTERMEDIATE CODE: A61

R150 Certificate of patent (=grant) or registration of utility model

Free format text: JAPANESE INTERMEDIATE CODE: R150

FPAY Renewal fee payment (prs date is renewal date of database)

Year of fee payment: 3

Free format text: PAYMENT UNTIL: 20110404

LAPS Cancellation because of no payment of annual fees