JPS5623065A - Demodulation circuit for self clocking information signal - Google Patents

Demodulation circuit for self clocking information signal

Info

Publication number
JPS5623065A
JPS5623065A JP6513680A JP6513680A JPS5623065A JP S5623065 A JPS5623065 A JP S5623065A JP 6513680 A JP6513680 A JP 6513680A JP 6513680 A JP6513680 A JP 6513680A JP S5623065 A JPS5623065 A JP S5623065A
Authority
JP
Japan
Prior art keywords
circuit
signal
inversion interval
clocking information
clock
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP6513680A
Other languages
Japanese (ja)
Other versions
JPS6348109B2 (en
Inventor
Yoji Sugiura
Masaru Nishimura
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Sanyo Electric Co Ltd
Original Assignee
Sanyo Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Sanyo Electric Co Ltd filed Critical Sanyo Electric Co Ltd
Priority to JP6513680A priority Critical patent/JPS5623065A/en
Publication of JPS5623065A publication Critical patent/JPS5623065A/en
Publication of JPS6348109B2 publication Critical patent/JPS6348109B2/ja
Granted legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L25/00—Baseband systems
    • H04L25/38—Synchronous or start-stop systems, e.g. for Baudot code
    • H04L25/40—Transmitting circuits; Receiving circuits
    • H04L25/49—Transmitting circuits; Receiving circuits using code conversion at the transmitter; using predistortion; using insertion of idle bits for obtaining a desired frequency spectrum; using three or more amplitude levels ; Baseband coding techniques specific to data transmission systems
    • H04L25/4904—Transmitting circuits; Receiving circuits using code conversion at the transmitter; using predistortion; using insertion of idle bits for obtaining a desired frequency spectrum; using three or more amplitude levels ; Baseband coding techniques specific to data transmission systems using self-synchronising codes, e.g. split-phase codes

Landscapes

  • Physics & Mathematics (AREA)
  • Spectroscopy & Molecular Physics (AREA)
  • Engineering & Computer Science (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)
  • Synchronisation In Digital Transmission Systems (AREA)
  • Signal Processing For Digital Recording And Reproducing (AREA)
  • Digital Transmission Methods That Use Modulated Carrier Waves (AREA)
  • Dc Digital Transmission (AREA)

Abstract

PURPOSE:To enable stable demodulation without using PLL including time constant factor, by measuring the signal inversion interval of self clocking information signal, forming the data and clock based on the result of measurement, and demodulating the digital data signal. CONSTITUTION:The self clocking information signal SCI signal input to the input terminal 1 is fed to the counters 11, 12 constituting the measurement circuit 10 via the shift register 4 and the signal inversion interval of SCI signal is measured with the clock from the clock generator 7. The result of measurement of the inversion interval is quantized at the quantizing circuit 20 and it is latched with the output of the register 4 at the latch circuit 40. The quantized output latched to the circuit 40 is fed to the pulse generating circuit 50 and the number of pulses -NC corresponding to the signal inversion interval quantized is input to the pulse generating circuit 60. Further, to the FF circuit 61 and FF circuit 63 of the circuit 60, the digital clock signal and digital data signal are output for stable demodulation.
JP6513680A 1980-05-15 1980-05-15 Demodulation circuit for self clocking information signal Granted JPS5623065A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP6513680A JPS5623065A (en) 1980-05-15 1980-05-15 Demodulation circuit for self clocking information signal

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP6513680A JPS5623065A (en) 1980-05-15 1980-05-15 Demodulation circuit for self clocking information signal

Related Parent Applications (1)

Application Number Title Priority Date Filing Date
JP2966179A Division JPS55121769A (en) 1979-03-13 1979-03-13 Demodulator circuit for self-clocking information signal

Publications (2)

Publication Number Publication Date
JPS5623065A true JPS5623065A (en) 1981-03-04
JPS6348109B2 JPS6348109B2 (en) 1988-09-27

Family

ID=13278159

Family Applications (1)

Application Number Title Priority Date Filing Date
JP6513680A Granted JPS5623065A (en) 1980-05-15 1980-05-15 Demodulation circuit for self clocking information signal

Country Status (1)

Country Link
JP (1) JPS5623065A (en)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH01268329A (en) * 1988-04-20 1989-10-26 Mitsubishi Electric Corp Code converter
EP0967562A2 (en) * 1998-06-05 1999-12-29 Hitachi, Ltd. Communication method of contactless ID card and integrated circuit used therein

Cited By (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH01268329A (en) * 1988-04-20 1989-10-26 Mitsubishi Electric Corp Code converter
EP0967562A2 (en) * 1998-06-05 1999-12-29 Hitachi, Ltd. Communication method of contactless ID card and integrated circuit used therein
EP0967562A3 (en) * 1998-06-05 2003-05-07 Hitachi, Ltd. Communication method of contactless ID card and integrated circuit used therein
US6765959B1 (en) 1998-06-05 2004-07-20 Hitachi, Ltd. Communication method of contactless ID card and integrated circuit used in communication method
US7116709B2 (en) 1998-06-05 2006-10-03 Hitachi, Ltd. Communication method of contactless ID card and integrated circuit used in communication method

Also Published As

Publication number Publication date
JPS6348109B2 (en) 1988-09-27

Similar Documents

Publication Publication Date Title
JPS5580061A (en) Frequency measuring apparatus
JPS525581A (en) Voltage detector circuit
JPS5623065A (en) Demodulation circuit for self clocking information signal
GB1493896A (en) Electronic time and temperature measuring system
KR920005002A (en) Micro computer
JPS537272A (en) Electronic timepiece
JPS5567261A (en) Synchronizing clock generation circuit
JPS55124327A (en) Digital-analog converting circuit
CH625671GA3 (en) Electronic frequency converter and timepiece equipped with this converter
JPS55121511A (en) Variation system for output voltage of power unit
JPS53104277A (en) Electronic watch
SU547703A1 (en) Digital pulse frequency difference meter
JPS5582057A (en) Multimeter with counter
JPS5643562A (en) Frequency counter
SU918933A1 (en) Device for measuring time intervals
JPS5593084A (en) Electronic watch
SU619868A2 (en) Signal frequency measuring device
JPS52104973A (en) Direct phase comparison circuit
JPS5717236A (en) Detector for synchronism
SU555342A1 (en) Device for measuring rotational speed
JPS52130675A (en) Measuring apparatus for carrier wave signal power
JPS5258348A (en) Sampling circuit
JPS53128244A (en) Time axis converting device
JPS5286758A (en) High accurate digital delay circuit
JPS52135774A (en) Digital chronograph