JPS5622125A - Excessive data transfer limiting system - Google Patents

Excessive data transfer limiting system

Info

Publication number
JPS5622125A
JPS5622125A JP9760279A JP9760279A JPS5622125A JP S5622125 A JPS5622125 A JP S5622125A JP 9760279 A JP9760279 A JP 9760279A JP 9760279 A JP9760279 A JP 9760279A JP S5622125 A JPS5622125 A JP S5622125A
Authority
JP
Japan
Prior art keywords
data
length
cpu10
transferred
address
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP9760279A
Other languages
Japanese (ja)
Other versions
JPS5920130B2 (en
Inventor
Kazuo Shimomichi
Norio Kumazawa
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Priority to JP54097602A priority Critical patent/JPS5920130B2/en
Publication of JPS5622125A publication Critical patent/JPS5622125A/en
Publication of JPS5920130B2 publication Critical patent/JPS5920130B2/en
Expired legal-status Critical Current

Links

Abstract

PURPOSE: To prevent previously the erroneous process, by monitoring the word length of the data by means of a counter and thus inhibiting the transmission of the data in case the data sent from CPU to I/O has the word length more than the fixed length.
CONSTITUTION: In case the data is transferred to I/O20 from CPU10, the address in sector A0 is generated from CPU10 for memory A into which the data to be transferred is written temporarily. This address signal is written successively like D1, D2... into sector A0 of memory A via address selecting part 70 within adaptor 30 as well as common bus C.B. This data length is then counted by counter 50 via control part 40. And in this moment, if the transferred data length has an overflow at I/O20 of the transfer destination to be too much to be processed, this state is detected at 50 and then reported to CPU10 via unit 40. Thus CPU10 receives the signal of this detection 50 as a transmission mistake and then transfers the data of such length by which I/O20 has no overflow.
COPYRIGHT: (C)1981,JPO&Japio
JP54097602A 1979-07-31 1979-07-31 Excess data transfer restriction method Expired JPS5920130B2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP54097602A JPS5920130B2 (en) 1979-07-31 1979-07-31 Excess data transfer restriction method

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP54097602A JPS5920130B2 (en) 1979-07-31 1979-07-31 Excess data transfer restriction method

Publications (2)

Publication Number Publication Date
JPS5622125A true JPS5622125A (en) 1981-03-02
JPS5920130B2 JPS5920130B2 (en) 1984-05-11

Family

ID=14196775

Family Applications (1)

Application Number Title Priority Date Filing Date
JP54097602A Expired JPS5920130B2 (en) 1979-07-31 1979-07-31 Excess data transfer restriction method

Country Status (1)

Country Link
JP (1) JPS5920130B2 (en)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS59184927A (en) * 1983-03-30 1984-10-20 バロース　コーポレーション Automatic reading logic system
JPS60501725A (en) * 1983-06-30 1985-10-11 バロ−ス・コ−ポレ−ション Magnetic tape data link processor provides automatic data transfer

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS59184927A (en) * 1983-03-30 1984-10-20 バロース　コーポレーション Automatic reading logic system
JPH0319576B2 (en) * 1983-03-30 1991-03-15 Unisys Corp
JPS60501725A (en) * 1983-06-30 1985-10-11 バロ−ス・コ−ポレ−ション Magnetic tape data link processor provides automatic data transfer

Also Published As

Publication number Publication date
JPS5920130B2 (en) 1984-05-11

Similar Documents

Publication Publication Date Title
JPS56140452A (en) Memory protection system
JPS57141763A (en) Copy controlling system for multiplex volume
JPS5622125A (en) Excessive data transfer limiting system
JPS5476034A (en) Bus data transfer system
JPS54142950A (en) Data transfer system
JPS57176465A (en) Main storage control system
JPS5622124A (en) Data transfer system
JPS5588153A (en) Data processing system
JPS52112240A (en) Data processing unit
JPS5544657A (en) Decentralized control system
JPS5654510A (en) Data transferring method of sequencer
JPS5654611A (en) Method and device for compensation of pcm digital data
JPS563485A (en) Buffer memory device
JPS556668A (en) Interruption processing system of data transfer system
JPS5611546A (en) Information processing system
JPS5617442A (en) Parity error processing system
JPS5617422A (en) Interruption control system of information processor
JPS533746A (en) Memory control system
JPS5532153A (en) System reset control system for typewriter
JPS5340A (en) Fault processing system for data processing unit
JPS53116038A (en) Control system for memory unit access
JPS5564693A (en) Buffer memory unit
JPS54120548A (en) Interruption detection system
JPS5697164A (en) Test and set and test and reset system
JPS5353932A (en) Fault detection system for memory address line