JPS56135262A - Real-time signal processor on multiprocessor system - Google Patents
Real-time signal processor on multiprocessor systemInfo
- Publication number
- JPS56135262A JPS56135262A JP3708680A JP3708680A JPS56135262A JP S56135262 A JPS56135262 A JP S56135262A JP 3708680 A JP3708680 A JP 3708680A JP 3708680 A JP3708680 A JP 3708680A JP S56135262 A JPS56135262 A JP S56135262A
- Authority
- JP
- Japan
- Prior art keywords
- processor
- processors
- column
- columns
- time signal
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F15/00—Digital computers in general; Data processing equipment in general
- G06F15/76—Architectures of general purpose stored program computers
- G06F15/80—Architectures of general purpose stored program computers comprising an array of processing units with common control, e.g. single instruction multiple data processors
- G06F15/8007—Architectures of general purpose stored program computers comprising an array of processing units with common control, e.g. single instruction multiple data processors single instruction multiple data [SIMD] multiprocessors
Abstract
PURPOSE:To perform real-time signal processing at a high speed and in bulk by arranging columns of processors and data buses by turns and by inputting data to the 1st processor column and obtaining outputs from processors at the final stage. CONSTITUTION:Processor columns of independent processors 10, 12...14 are arranged in the row direction. Then, processor columns are connected to each other by data buses 11, 13... which supply outputs of processors 10, 12...14 in one processor column to optional processors in the processor column of the next row. As a result, processor columns of processors 10, 12...14 and data buses 11, 13... alternate successively. Next, data is inputted to the processor 10 column and signal processing is performed in processor columns successively to obtain output data the processor 14 column at the final stage. Thus, the read-time signal processing is performed at a high speed and in bulk.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP3708680A JPS56135262A (en) | 1980-03-24 | 1980-03-24 | Real-time signal processor on multiprocessor system |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP3708680A JPS56135262A (en) | 1980-03-24 | 1980-03-24 | Real-time signal processor on multiprocessor system |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS56135262A true JPS56135262A (en) | 1981-10-22 |
JPS644218B2 JPS644218B2 (en) | 1989-01-25 |
Family
ID=12487737
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP3708680A Granted JPS56135262A (en) | 1980-03-24 | 1980-03-24 | Real-time signal processor on multiprocessor system |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS56135262A (en) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS60151789A (en) * | 1984-01-19 | 1985-08-09 | Hitachi Ltd | Multifunctional processor of picture |
Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS54129908A (en) * | 1978-03-17 | 1979-10-08 | Int Standard Electric Corp | Expansible digital switching network |
JPS5549763U (en) * | 1978-09-28 | 1980-04-01 |
-
1980
- 1980-03-24 JP JP3708680A patent/JPS56135262A/en active Granted
Patent Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS54129908A (en) * | 1978-03-17 | 1979-10-08 | Int Standard Electric Corp | Expansible digital switching network |
JPS5549763U (en) * | 1978-09-28 | 1980-04-01 |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS60151789A (en) * | 1984-01-19 | 1985-08-09 | Hitachi Ltd | Multifunctional processor of picture |
Also Published As
Publication number | Publication date |
---|---|
JPS644218B2 (en) | 1989-01-25 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
NL184297B (en) | MULTIPROCESSOR DATA PROCESSING SYSTEM BUILT OUT OF SEVERAL PROCESSING UNITS. | |
JPS56114063A (en) | Multiprocessor | |
JPS56135262A (en) | Real-time signal processor on multiprocessor system | |
JPS5741727A (en) | Interruption controlling sysyem | |
ES8502560A1 (en) | Separate resetting of processors in a multiprocessor control. | |
JPS56135263A (en) | Real-time signal processor on multiprocessor system | |
ES8506955A1 (en) | A self routing steering network. | |
JPS55112624A (en) | Diagnosis unit for input and output bus and input and output device | |
JPS5271147A (en) | Common panel control system for data processing unit | |
JPS5727365A (en) | Scalar readout control system of vector register | |
JPS5624630A (en) | Plural input and output device control system | |
JPS567146A (en) | Process time reducing method for microcomputer | |
JPS5284939A (en) | Multi-processor method | |
JPS53120550A (en) | Plant monitoring apparatus | |
JPS57207956A (en) | Data branching and joining circuit | |
JPS5382990A (en) | Process counting system in sequence control unit | |
JPS57198872A (en) | Measuring device for crest value | |
JPS5572229A (en) | Information processing system | |
JPS5599668A (en) | Nonsynchronous signal regulator | |
JPS6444570A (en) | Bus control system | |
JPS5384657A (en) | Multiprocessor system | |
JPS564844A (en) | Information processor | |
CA2033428A1 (en) | Method and Apparatus for Computing Arithmetic Expressions Using On-Line Operands and Bit-Serial Processing | |
JPS5354934A (en) | Data processor | |
JPS5494848A (en) | Operation processing system |