JPS56132827A - Echo canceler - Google Patents
Echo cancelerInfo
- Publication number
- JPS56132827A JPS56132827A JP3708580A JP3708580A JPS56132827A JP S56132827 A JPS56132827 A JP S56132827A JP 3708580 A JP3708580 A JP 3708580A JP 3708580 A JP3708580 A JP 3708580A JP S56132827 A JPS56132827 A JP S56132827A
- Authority
- JP
- Japan
- Prior art keywords
- terminal
- output
- memory
- circuit
- sent out
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Classifications
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04B—TRANSMISSION
- H04B3/00—Line transmission systems
- H04B3/02—Details
- H04B3/20—Reducing echo effects or singing; Opening or closing transmitting path; Conditioning for transmission in one direction or the other
- H04B3/23—Reducing echo effects or singing; Opening or closing transmitting path; Conditioning for transmission in one direction or the other using a replica of transmitted signal in the time domain, e.g. echo cancellers
Landscapes
- Engineering & Computer Science (AREA)
- Computer Networks & Wireless Communication (AREA)
- Signal Processing (AREA)
- Cable Transmission Systems, Equalization Of Radio And Reduction Of Echo (AREA)
Abstract
PURPOSE:To make it possible to remove an echo which is generated due to mismatching of the impedance at two-wire to four-wire conversion point, by use of a low-speed element, too, and also to obtain an echo canceler whose power consumption is low. CONSTITUTION:The consitution of active filters 10o-10k shown in figure 2 is shown in figure 3. In figure 3, a signal from the far end, which has been provided to the terminal X is stored in the memory 110. An estimation parameter is supplied to the memory 120, and its output is provided to the adder 170. A correction parameter which has been provided from the terminal C is corrected by the correcting amount counting 160, it is added to said 170, its output is added to the multiplier 130, and the output concerned is sent out to the terminal Y through the summing circuit 140. Also, the output of said memory 110 is sent out to the terminal XD through the register 190. In this regard, in figure 1, 600, 400 and 500 show a correcting information planning circuit, an adding circuit and a subtracting circuit, respectively.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP3708580A JPS56132827A (en) | 1980-03-24 | 1980-03-24 | Echo canceler |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP3708580A JPS56132827A (en) | 1980-03-24 | 1980-03-24 | Echo canceler |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS56132827A true JPS56132827A (en) | 1981-10-17 |
JPS6251528B2 JPS6251528B2 (en) | 1987-10-30 |
Family
ID=12487707
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP3708580A Granted JPS56132827A (en) | 1980-03-24 | 1980-03-24 | Echo canceler |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS56132827A (en) |
Cited By (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS5864830A (en) * | 1981-10-15 | 1983-04-18 | Nippon Telegr & Teleph Corp <Ntt> | Echo erasing device |
JPS58150336A (en) * | 1982-03-02 | 1983-09-07 | Nec Corp | Echo canceler |
JPS6076826A (en) * | 1983-10-03 | 1985-05-01 | Nec Corp | Echo canceller |
-
1980
- 1980-03-24 JP JP3708580A patent/JPS56132827A/en active Granted
Non-Patent Citations (1)
Title |
---|
CONFERENCE RECORD 1976 INTERNATIONAL CONFERENCE ON COMMUNICATIONS=1976 * |
Cited By (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS5864830A (en) * | 1981-10-15 | 1983-04-18 | Nippon Telegr & Teleph Corp <Ntt> | Echo erasing device |
JPS58150336A (en) * | 1982-03-02 | 1983-09-07 | Nec Corp | Echo canceler |
JPH0117613B2 (en) * | 1982-03-02 | 1989-03-31 | Nippon Electric Co | |
JPS6076826A (en) * | 1983-10-03 | 1985-05-01 | Nec Corp | Echo canceller |
Also Published As
Publication number | Publication date |
---|---|
JPS6251528B2 (en) | 1987-10-30 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
NO823856L (en) | ECHO CANCELLATION CIRCUIT. | |
CA2046250A1 (en) | Hybrid circuit having a two-wire/four-wire converting function | |
JPS54104712A (en) | Telephone line circuit | |
ES8302982A1 (en) | All digital LSI line circuit for analog lines | |
JPS56132827A (en) | Echo canceler | |
AU521488B2 (en) | Connecting circuit for telephone line | |
GB2015305B (en) | Telephone line circuit | |
JPS5742242A (en) | Two-wire type bidirectional amplifier system | |
JPS5437603A (en) | Exchange system | |
JPS572116A (en) | Digital filter device | |
JPS577640A (en) | Echo canceler | |
JPS5784633A (en) | Echo eraser | |
JPS5715553A (en) | Tele-printer | |
JPS5516571A (en) | Balanced hybrid circuit | |
JPS54115745A (en) | Distance relay | |
JPS57148438A (en) | Difference generation system | |
JPS547828A (en) | Balanced reception circuit | |
JPS5640318A (en) | Transversal filter | |
JPS62144492A (en) | Break time counting circuit for automatic correction of break ratio | |
JPS5531359A (en) | Hybrid circuit | |
JPS57113675A (en) | Suppression circuit for noise on charging | |
JPS55160803A (en) | Automatic gain control circuit | |
JPS5481764A (en) | Digital analog converter | |
HK54481A (en) | An output signal correcting circuit | |
JPS5711544A (en) | Adaptive type echo eraser |