JPS56124946A - Graphic form generation equipment - Google Patents

Graphic form generation equipment

Info

Publication number
JPS56124946A
JPS56124946A JP2807180A JP2807180A JPS56124946A JP S56124946 A JPS56124946 A JP S56124946A JP 2807180 A JP2807180 A JP 2807180A JP 2807180 A JP2807180 A JP 2807180A JP S56124946 A JPS56124946 A JP S56124946A
Authority
JP
Japan
Prior art keywords
processor
graphic form
generation equipment
controller
color
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP2807180A
Other languages
Japanese (ja)
Other versions
JPS6217768B2 (en
Inventor
Yoshiki Kobayashi
Nagaharu Hamada
Masao Takato
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Hitachi Ltd
Original Assignee
Hitachi Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Hitachi Ltd filed Critical Hitachi Ltd
Priority to JP2807180A priority Critical patent/JPS56124946A/en
Publication of JPS56124946A publication Critical patent/JPS56124946A/en
Publication of JPS6217768B2 publication Critical patent/JPS6217768B2/ja
Granted legal-status Critical Current

Links

Abstract

PURPOSE: To reduce the load of a processor by providing a command register on the graphic form generation equipment, and executing a different processing by the operation mode even if the same graphic form command is provided thereafter, when said generation equipment has received once the operation mode from the processor.
CONSTITUTION: A graphic form dot co-ordinate expansion circuit 10 and a command register 20, etc. are provided on the graphic form generation equipment 5 which is connected to the processor 1 and the picture memory 6, and when a picture drawing mode is set to the register 20, a prescribed color is added to the dot on the co-ordinate from the circuit 10 by the write color controller 50, and the drawing is written in the picture memory 6. Also, when an erasion mode is set, a write color is output from the controller 50 in accordance with the designation of the register 20, the color is written in the dot of the co-ordinate from the circuit 10, and the drawing is erased. Also, when a serach mode is set, write to the memory 6 is inhibited by the memory request controller 30, and an interruption is given to the processor from the search controller 40, so that a load of the processor 1 can be reduced.
COPYRIGHT: (C)1981,JPO&Japio
JP2807180A 1980-03-07 1980-03-07 Graphic form generation equipment Granted JPS56124946A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP2807180A JPS56124946A (en) 1980-03-07 1980-03-07 Graphic form generation equipment

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2807180A JPS56124946A (en) 1980-03-07 1980-03-07 Graphic form generation equipment

Publications (2)

Publication Number Publication Date
JPS56124946A true JPS56124946A (en) 1981-09-30
JPS6217768B2 JPS6217768B2 (en) 1987-04-20

Family

ID=12238530

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2807180A Granted JPS56124946A (en) 1980-03-07 1980-03-07 Graphic form generation equipment

Country Status (1)

Country Link
JP (1) JPS56124946A (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS59214083A (en) * 1983-05-20 1984-12-03 株式会社東芝 Display

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS59214083A (en) * 1983-05-20 1984-12-03 株式会社東芝 Display
JPH0548475B2 (en) * 1983-05-20 1993-07-21 Tokyo Shibaura Electric Co

Also Published As

Publication number Publication date
JPS6217768B2 (en) 1987-04-20

Similar Documents

Publication Publication Date Title
JPS5528644A (en) Memory unit
JPS56124946A (en) Graphic form generation equipment
JPS5478039A (en) Communication controller
JPS5398741A (en) High level recording and processing system
JPS5330841A (en) Control method of computer
JPS5326632A (en) Common memory control unit
JPS5534774A (en) Information processing unit
JPS55124882A (en) Coordinate reader
JPS55117779A (en) Buffer control system
JPS5580143A (en) Picture output unit
JPS5424553A (en) Control system for data transfer
JPS51127637A (en) Information processing device under micro program control system
JPS51118335A (en) Partly writing system
JPS5247646A (en) Command control method
JPS53136436A (en) Screen-split controller
JPS5717073A (en) Picture data processing system
JPS52156526A (en) Controller of externally connected arithmetic circuit
JPS52104024A (en) Information check system
JPS5539993A (en) Input-output controller
JPS52107744A (en) Program control order circuit
JPS5443638A (en) Communication controller
JPS5421229A (en) Data fetch system
JPS5534336A (en) Buffer memory control method
JPS5263041A (en) Buffer memory invalidation control system
JPS5360524A (en) Buffer control system