JPS5443638A - Communication controller - Google Patents
Communication controllerInfo
- Publication number
- JPS5443638A JPS5443638A JP10987477A JP10987477A JPS5443638A JP S5443638 A JPS5443638 A JP S5443638A JP 10987477 A JP10987477 A JP 10987477A JP 10987477 A JP10987477 A JP 10987477A JP S5443638 A JPS5443638 A JP S5443638A
- Authority
- JP
- Japan
- Prior art keywords
- data
- register
- control
- address
- memory unit
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Abstract
PURPOSE: To realize the reduced hardware and simplified control program by eliminating the need of a memory circuit for temporarily standby data and the control for standby reading, by constituting an address update device so that when read data is specific one, the address update of the memory unit is not done.
CONSTITUTION: Central processor 7 prepares for transmission data (a) in data storage area 1 of the memory unit, and then, sets the head address of the transmission data to data address register 2, thereby moving the control to communication controller 8. This controller 8 is provided with shift memory circuit 5, indentification register 3, circuit transmission register 4, and common control part 9' and register 3 indentifies under the control of control part 9' that read data is specific one, so that the update of the memory unit will not be done.
COPYRIGHT: (C)1979,JPO&Japio
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP10987477A JPS5443638A (en) | 1977-09-14 | 1977-09-14 | Communication controller |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP10987477A JPS5443638A (en) | 1977-09-14 | 1977-09-14 | Communication controller |
Publications (1)
Publication Number | Publication Date |
---|---|
JPS5443638A true JPS5443638A (en) | 1979-04-06 |
Family
ID=14521366
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP10987477A Pending JPS5443638A (en) | 1977-09-14 | 1977-09-14 | Communication controller |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS5443638A (en) |
Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS50143434A (en) * | 1974-05-02 | 1975-11-18 | ||
JPS50156331A (en) * | 1974-06-05 | 1975-12-17 |
-
1977
- 1977-09-14 JP JP10987477A patent/JPS5443638A/en active Pending
Patent Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS50143434A (en) * | 1974-05-02 | 1975-11-18 | ||
JPS50156331A (en) * | 1974-06-05 | 1975-12-17 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JPS5345120A (en) | Video special effect device | |
JPS545637A (en) | Communication control unit | |
JPS52115642A (en) | Electronic device | |
JPS5528644A (en) | Memory unit | |
JPS5443638A (en) | Communication controller | |
JPS522330A (en) | Data processig unit | |
JPS55105760A (en) | Memory control unit | |
JPS5317046A (en) | Program writing system | |
JPS5430742A (en) | Memory control system | |
JPS5381018A (en) | Memory control system on disply unit | |
JPS54823A (en) | Display control system for ruled line pattern | |
JPS5385125A (en) | Refresh memory read/write control system in display unit | |
JPS51127637A (en) | Information processing device under micro program control system | |
JPS5383543A (en) | Microprogram control unit | |
JPS5360529A (en) | Data processor | |
JPS53136436A (en) | Screen-split controller | |
JPS5368916A (en) | Display system | |
JPS5239326A (en) | Control unit | |
JPS5364431A (en) | Buffer memory control device | |
JPS5387636A (en) | Memory write unit | |
JPS5421229A (en) | Data fetch system | |
JPS52104024A (en) | Information check system | |
JPS5289431A (en) | Common use memory device | |
JPS5430734A (en) | Display unit | |
JPS5360524A (en) | Buffer control system |