JPS56119588A - Pay television system - Google Patents
Pay television systemInfo
- Publication number
- JPS56119588A JPS56119588A JP805380A JP805380A JPS56119588A JP S56119588 A JPS56119588 A JP S56119588A JP 805380 A JP805380 A JP 805380A JP 805380 A JP805380 A JP 805380A JP S56119588 A JPS56119588 A JP S56119588A
- Authority
- JP
- Japan
- Prior art keywords
- contract
- output
- memory
- receiving system
- wiretrap
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Classifications
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
- H04N7/00—Television systems
- H04N7/16—Analogue secrecy systems; Analogue subscription systems
- H04N7/162—Authorising the user terminal, e.g. by paying; Registering the use of a subscription channel, e.g. billing
Landscapes
- Engineering & Computer Science (AREA)
- Computer Security & Cryptography (AREA)
- Multimedia (AREA)
- Signal Processing (AREA)
Abstract
PURPOSE:To facilitate to revise the contract of the program category to prevent wiretrap due to wicked reorganization of the receiving system, by causing the subscriber to change contents of the digital switch, which is provided in the receiving system, to revise the contract of the category. CONSTITUTION:The ID code signal and the signal from digital switch 1 are half- added for every bit by half-adding circuit 2, and addition results of respective bits are output to output terminals O0-O7. These outputs are given to AND gates G1- G4 for the purpose of selecting upper addresses A4-A7 of memory 3 and the output of memory 3. Outputs of these AND gates are taken out to output terminal O through OR gate G5. Respective bits of this enable code are selected by lower addresses given to input terminals A0-A3 of memory 3. As a result, the contract of the program category is changed to prevent wiretrap due to wicked reorganization of the receiving system.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP805380A JPS56119588A (en) | 1980-01-25 | 1980-01-25 | Pay television system |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP805380A JPS56119588A (en) | 1980-01-25 | 1980-01-25 | Pay television system |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS56119588A true JPS56119588A (en) | 1981-09-19 |
JPS625508B2 JPS625508B2 (en) | 1987-02-05 |
Family
ID=11682583
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP805380A Granted JPS56119588A (en) | 1980-01-25 | 1980-01-25 | Pay television system |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS56119588A (en) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4589017A (en) * | 1981-04-02 | 1986-05-13 | Katsumi Tobita | Pay television receiving system |
-
1980
- 1980-01-25 JP JP805380A patent/JPS56119588A/en active Granted
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4589017A (en) * | 1981-04-02 | 1986-05-13 | Katsumi Tobita | Pay television receiving system |
Also Published As
Publication number | Publication date |
---|---|
JPS625508B2 (en) | 1987-02-05 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
NL193890B (en) | Non-linear digital highlighting circuit. | |
JPS5483341A (en) | Digital integrated circuit | |
JPS5520008A (en) | Digital signal receiving device | |
JPS5660114A (en) | Digital-analog converting circuit | |
FR2556904B1 (en) | INDUCTIVE LOAD SWITCHING CONTROL CIRCUIT, MONOLITHICALLY INTEGRAL, INCLUDING A DARLINGTON-TYPE FINAL STAGE | |
JPS56119588A (en) | Pay television system | |
GB1068227A (en) | Improvements in or relating to switching networks for use in telecommunications installations | |
JPS5261416A (en) | Building blcok type call path swtich circuit network system | |
JPS577688A (en) | Retrieval system for dial number by star type switching network | |
JPS5299031A (en) | Three value input detecting circuit | |
JPS52149934A (en) | Cyclic code arithmetic circuit | |
JPS523353A (en) | Integrated logic circuit | |
JPS55158736A (en) | Automatic switching transmitter for input signal | |
JPS5733863A (en) | Relocatable system | |
JPS5373006A (en) | Trasmission control process conversion device | |
JPS5531919A (en) | Frequency comparator | |
JPS558113A (en) | Stereo demodulation circuit | |
JPS5687931A (en) | Input selection circuit | |
JPS57152726A (en) | A/d converting circuit | |
JPS5793720A (en) | Output set circuit for delayed type flip-flop | |
GB1134550A (en) | Improvements in and relating to electronic control devices | |
JPS5773694A (en) | Electronic digital timepiece | |
JPS52144922A (en) | Numeric input unit | |
JPS5731055A (en) | Program control system | |
JPS5664546A (en) | Calling system for terminal unit |