JPS56111187A - Memory control circuit - Google Patents
Memory control circuitInfo
- Publication number
- JPS56111187A JPS56111187A JP1009580A JP1009580A JPS56111187A JP S56111187 A JPS56111187 A JP S56111187A JP 1009580 A JP1009580 A JP 1009580A JP 1009580 A JP1009580 A JP 1009580A JP S56111187 A JPS56111187 A JP S56111187A
- Authority
- JP
- Japan
- Prior art keywords
- rom
- address
- power supply
- rank bits
- roms
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Classifications
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C17/00—Read-only memories programmable only once; Semi-permanent stores, e.g. manually-replaceable information cards
Landscapes
- Memory System (AREA)
- Memory System Of A Hierarchy Structure (AREA)
- Read Only Memory (AREA)
Abstract
PURPOSE:To make uniform ROM access even with small transition space of address, by making specified allocation of power supply to ROM via a ROM selection circuit with lower rank bits of readout address. CONSTITUTION:When a microprocessor 1 outputs the readout address corresponding to the address of ROM for the upper rank bits to the memory bus 3, the lower rank bits of the readout address are decoded with a ROM selection circuit 10, and every time when the address is advanced, the power supply switch 4'-1... selectively connect the connection of allocation to the power supply line 6, allowing to access ROMs 2-1... sequentially. Thus, even if the transition space of address spaces 8-1... is small, ROMs 2-1... are uniformly accessed, heat dissipation is uniformed, and the heat dissipation of ROM 2-1... is substantially lowered to increase the reliability and ROM can be made to high density.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP1009580A JPS56111187A (en) | 1980-02-01 | 1980-02-01 | Memory control circuit |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP1009580A JPS56111187A (en) | 1980-02-01 | 1980-02-01 | Memory control circuit |
Publications (1)
Publication Number | Publication Date |
---|---|
JPS56111187A true JPS56111187A (en) | 1981-09-02 |
Family
ID=11740762
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP1009580A Pending JPS56111187A (en) | 1980-02-01 | 1980-02-01 | Memory control circuit |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS56111187A (en) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS6050696A (en) * | 1983-08-27 | 1985-03-20 | Shinko Electric Co Ltd | Memory circuit |
-
1980
- 1980-02-01 JP JP1009580A patent/JPS56111187A/en active Pending
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS6050696A (en) * | 1983-08-27 | 1985-03-20 | Shinko Electric Co Ltd | Memory circuit |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
DE3280160D1 (en) | STORAGE SYSTEM WITH SELECTIVE ASSIGNMENT OF RESERVE MEMORY CELLS. | |
DE3587329D1 (en) | STORAGE ARRANGEMENT WITH DATA ACCESS CONTROL. | |
DE3587060D1 (en) | SPHERICAL FILLED CALCIUM CARBONATE, ITS PRODUCTION AND USE. | |
JPS5512597A (en) | Automatic correction solid state mass memory with bit configuration having reconstruction capacity for stored program control system | |
DE68910374D1 (en) | Electrically programmable memory with several bits per cell. | |
JPS52124826A (en) | Memory unit | |
EP0137995A3 (en) | Single-chip microcomputer with encryptable function on program memory | |
IE840285L (en) | Semiconductor memory | |
EP0130614A3 (en) | Semiconductor memory using multiple level storage structure | |
EP0180895A3 (en) | Memory circuit with improved power-down control | |
EP0050005A3 (en) | Semiconductor memory with improved data programming time | |
JPS56111187A (en) | Memory control circuit | |
EP0027565A3 (en) | Dynamic memory cell with two complementary bipolar transistors | |
GB2012507B (en) | Bubble memory structure with enhaced data density | |
JPS5622287A (en) | Bipolar transistor memory cell | |
EP0169355A3 (en) | Random access memory | |
JPS5583259A (en) | Random access memory cell with polycrystalline bit wire | |
DE69019414D1 (en) | Semiconductor memory with high cell density. | |
JPS544534A (en) | Memory element | |
EP0317012A3 (en) | Accessing memory cells | |
DE3779618D1 (en) | SEMICONDUCTOR MEMORY WITH CELL ARRANGEMENT. | |
JPS5667464A (en) | System with memory device | |
JPS5782268A (en) | Virtual storage control system | |
JPS5528643A (en) | Reception unit | |
JPS56101251A (en) | Operation controller |