JPS56107658A - Digital communication system - Google Patents

Digital communication system

Info

Publication number
JPS56107658A
JPS56107658A JP943080A JP943080A JPS56107658A JP S56107658 A JPS56107658 A JP S56107658A JP 943080 A JP943080 A JP 943080A JP 943080 A JP943080 A JP 943080A JP S56107658 A JPS56107658 A JP S56107658A
Authority
JP
Japan
Prior art keywords
terminal
encoding
signal
modem4
decoding
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP943080A
Other languages
Japanese (ja)
Inventor
Naohisa Oota
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Nippon Telegraph and Telephone Corp
Original Assignee
Nippon Telegraph and Telephone Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Nippon Telegraph and Telephone Corp filed Critical Nippon Telegraph and Telephone Corp
Priority to JP943080A priority Critical patent/JPS56107658A/en
Publication of JPS56107658A publication Critical patent/JPS56107658A/en
Pending legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04JMULTIPLEX COMMUNICATION
    • H04J3/00Time-division multiplex systems
    • H04J3/16Time-division multiplex systems in which the time allocation to individual channels within a transmission cycle is variable, e.g. to accommodate varying complexity of signals, to vary number of channels transmitted
    • H04J3/1605Fixed allocated frame structures
    • H04J3/1623Plesiochronous digital hierarchy [PDH]
    • H04J3/1641Hierarchical systems

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)
  • Time-Division Multiplex Systems (AREA)
  • Small-Scale Networks (AREA)

Abstract

PURPOSE:To suppress an increase of a circuit scale of the terminal and get rid of a problem of delay time, by designating the transmission band which is used in common by plural terminals, the encoding and decoding speed of the encoder and decoder of each terminal, and the time position of the transmission and receiving signals, to each terminal from the station. CONSTITUTION:The MODEM4 receives a control channel in the down-circuit 5 at all times, transmits and receives control signals such as start, calling, communication start, end, etc., and also receives a data and decodes a transmission band designation signal, when the communication has started. In the course of communication, the encoding and decoding speed of the transmission and receiving data, and the time position of the signals are designated through the control channel. The variable length encoding the decoding equipment 1 decodes a demodulation signal 10 from the MODEM4 in accordance with various information, outputs it as decoding signal 11 to the interface circuit 2, also changes a data signal 12 from the device 2 to a variable length code, and outputs an encoding data signal 13 to the MODEM4. In this way, since the condition is set in accordance with a command from the station, in the terminal, an increase of the circuit scale of the buffer, etc. can be suppressed.
JP943080A 1980-01-31 1980-01-31 Digital communication system Pending JPS56107658A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP943080A JPS56107658A (en) 1980-01-31 1980-01-31 Digital communication system

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP943080A JPS56107658A (en) 1980-01-31 1980-01-31 Digital communication system

Publications (1)

Publication Number Publication Date
JPS56107658A true JPS56107658A (en) 1981-08-26

Family

ID=11720110

Family Applications (1)

Application Number Title Priority Date Filing Date
JP943080A Pending JPS56107658A (en) 1980-01-31 1980-01-31 Digital communication system

Country Status (1)

Country Link
JP (1) JPS56107658A (en)

Similar Documents

Publication Publication Date Title
AU507727B2 (en) Recognizing Multifrequency Coded Telephone Signals Converted into Digital Foam
JPS542050A (en) Block coding and decoding system
EP0068093A3 (en) Data communication system with terminal for displaying the coded stream of data being transmitted
JPS56107658A (en) Digital communication system
JPS54145415A (en) Hybrid terminal equipment
JPS5730448A (en) Packet transmission system
JPS53120067A (en) Signal transmitting apparatus
IT8322272A0 (en) TELEVISION RECEIVER WITH DIGITAL SIGNAL PROCESSING, PRESENTING THE CONTROL CAPABILITY OF A DIGITAL-ANALOG CONVERTER.
JPS5373006A (en) Trasmission control process conversion device
AU506477B2 (en) Alphabet code converter for digital signal transmission systems
JPS54159807A (en) Block companding coding and decoding unit
JPS56115070A (en) Facsimile repeating device
JPS5527777A (en) Control system for picture signal transmission
JPS575459A (en) Communication system for test device control information
FR2281018A1 (en) Base band modem for two channel data transmissions - has high speed channel and low speed signalling channel
JPS5715555A (en) Digital telephone terminal
JPS5627547A (en) Method and device for predictive coding and decoding
JPS56122268A (en) Digital signal system for exchange
JPS5737976A (en) Code converter
JPS52134321A (en) Video signal code transmission system
JPS5289957A (en) Surge transmission and reception apparatus
FR2357118A1 (en) Bilateral digital radio communications system - has OR=gate which eliminates one of binary signals and accepts received binary signal
JPS5731284A (en) Transmitting system of color picture signal
JPS5373910A (en) Television signal digital transmission system
JPS57108674A (en) Cable simulator