JPS56101249A - Addition and subtraction system of pcm signal - Google Patents

Addition and subtraction system of pcm signal

Info

Publication number
JPS56101249A
JPS56101249A JP307080A JP307080A JPS56101249A JP S56101249 A JPS56101249 A JP S56101249A JP 307080 A JP307080 A JP 307080A JP 307080 A JP307080 A JP 307080A JP S56101249 A JPS56101249 A JP S56101249A
Authority
JP
Japan
Prior art keywords
addition
input
polarity
absolute value
amplitude
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP307080A
Other languages
Japanese (ja)
Inventor
Yoshikazu Ikeda
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
KDDI Corp
Original Assignee
Kokusai Denshin Denwa KK
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Kokusai Denshin Denwa KK filed Critical Kokusai Denshin Denwa KK
Priority to JP307080A priority Critical patent/JPS56101249A/en
Publication of JPS56101249A publication Critical patent/JPS56101249A/en
Pending legal-status Critical Current

Links

Classifications

    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F7/00Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F7/38Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation
    • G06F7/48Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation using non-contact-making devices, e.g. tube, solid state device; using unspecified devices
    • G06F7/50Adding; Subtracting
    • G06F7/505Adding; Subtracting in bit-parallel fashion, i.e. having a different digit-handling circuit for each denomination
    • G06F7/5057Adding; Subtracting in bit-parallel fashion, i.e. having a different digit-handling circuit for each denomination using table look-up; using programmable logic arrays

Landscapes

  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Engineering & Computer Science (AREA)
  • Computational Mathematics (AREA)
  • Mathematical Analysis (AREA)
  • Pure & Applied Mathematics (AREA)
  • Theoretical Computer Science (AREA)
  • Computing Systems (AREA)
  • Mathematical Optimization (AREA)
  • General Engineering & Computer Science (AREA)
  • Transmission Systems Not Characterized By The Medium Used For Transmission (AREA)

Abstract

PURPOSE:To make addition and subtraction of PCM signal, by providing only the addition table relating to the absolute value of input signal and indexing the addition table through the complement for one input signal according to the combined condition of the polarity of input signal. CONSTITUTION:Each polarity bit in two codes (a), (b), is input to a polarity processing circuit 34 with separation. Further, all the 7 bits in the amplitude bits of (a) and (b) are input to the addition table memory 33. The addition table memory 33 stores the result of addition of the absolute value of the amplitude of (a) and (b) in the form of codes in advance, and is indexed by taking the absolute value of two input signals (a) and (b) as the addresses. The output of the memory 33 is input to the polarity processing circuit 34 for the most significant bit only displaying carry, and it is directly output as the amplitude bit of the rest code or output in the form of complement via the complement generating circuit 32.
JP307080A 1980-01-17 1980-01-17 Addition and subtraction system of pcm signal Pending JPS56101249A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP307080A JPS56101249A (en) 1980-01-17 1980-01-17 Addition and subtraction system of pcm signal

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP307080A JPS56101249A (en) 1980-01-17 1980-01-17 Addition and subtraction system of pcm signal

Publications (1)

Publication Number Publication Date
JPS56101249A true JPS56101249A (en) 1981-08-13

Family

ID=11547066

Family Applications (1)

Application Number Title Priority Date Filing Date
JP307080A Pending JPS56101249A (en) 1980-01-17 1980-01-17 Addition and subtraction system of pcm signal

Country Status (1)

Country Link
JP (1) JPS56101249A (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP0750252A2 (en) * 1990-10-30 1996-12-27 Siemens Aktiengesellschaft Device for comparing two binary coded data with at least 2-bit wide memories

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP0750252A2 (en) * 1990-10-30 1996-12-27 Siemens Aktiengesellschaft Device for comparing two binary coded data with at least 2-bit wide memories
EP0750252A3 (en) * 1990-10-30 1997-02-19 Siemens Ag Device for comparing two binary coded data with at least 2-bit wide memories

Similar Documents

Publication Publication Date Title
WO1990010903A1 (en) Serial data receiving circuit
JPS56101249A (en) Addition and subtraction system of pcm signal
JPS648717A (en) Pseudo noise series code generating circuit
JPS5320833A (en) Absolute value arithmetic circuit
JPS5396630A (en) Multi-item input unit
JPS56146338A (en) Translating system of alarm signal
JPS5434644A (en) Input/output circiut
JPS5683154A (en) Transmission method for pcm data
GB1528954A (en) Digital attenuator
JPS573293A (en) Delay circuit
JPS56124949A (en) Code converting circuit
JPS5639650A (en) Code generating circuit
JPS57188158A (en) Parity bit addition circuit
JPS5595155A (en) Operation check system for counter
JPS5785140A (en) Compressing system of data
JPS51113764A (en) Noise detector
JPS52109353A (en) Digital filter
JPS53107255A (en) Electronic sound desk calculator
JPS53122500A (en) Postal address detection apparatus
JPS5242329A (en) Key input set
JPS544556A (en) Counter type encoder
JPS52144922A (en) Numeric input unit
JPS51132944A (en) Code sorting circuit
JPS6424517A (en) Cd-rom encoder
JPS54155733A (en) Page-address update processing system