JPS5592056A - Multiple line monitor system - Google Patents
Multiple line monitor systemInfo
- Publication number
- JPS5592056A JPS5592056A JP16524078A JP16524078A JPS5592056A JP S5592056 A JPS5592056 A JP S5592056A JP 16524078 A JP16524078 A JP 16524078A JP 16524078 A JP16524078 A JP 16524078A JP S5592056 A JPS5592056 A JP S5592056A
- Authority
- JP
- Japan
- Prior art keywords
- memory
- scnv
- circuit
- 3mem1
- information
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Classifications
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04J—MULTIPLEX COMMUNICATION
- H04J3/00—Time-division multiplex systems
- H04J3/02—Details
- H04J3/14—Monitoring arrangements
Abstract
PURPOSE:To make it possible to monitor sufficiently a transmission quality with a comparatively simple constitution by writing each information from the I/O end of a speed converter circuit into a memory by the clock of an initialized phase and by reading it. CONSTITUTION:Speed converter circuit SCNV separates control pulses from a receiving signal, and parity check is performed by memory 3MEM1, etc., on a basis of the input signal of circuit SCNV. That is, each information is written from the I/O end of circuit SCNV into memory 3MEM1 and memory 3MEM2 by clocks of an initialized phase and is read, so that the transmission quality can be monitored sufficiently with a comparatively simple constitution.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP16524078A JPS5915584B2 (en) | 1978-12-31 | 1978-12-31 | Multiple line monitoring device |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP16524078A JPS5915584B2 (en) | 1978-12-31 | 1978-12-31 | Multiple line monitoring device |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS5592056A true JPS5592056A (en) | 1980-07-12 |
JPS5915584B2 JPS5915584B2 (en) | 1984-04-10 |
Family
ID=15808524
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP16524078A Expired JPS5915584B2 (en) | 1978-12-31 | 1978-12-31 | Multiple line monitoring device |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS5915584B2 (en) |
Families Citing this family (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS6185489U (en) * | 1984-11-10 | 1986-06-05 |
-
1978
- 1978-12-31 JP JP16524078A patent/JPS5915584B2/en not_active Expired
Also Published As
Publication number | Publication date |
---|---|
JPS5915584B2 (en) | 1984-04-10 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JPS5592056A (en) | Multiple line monitor system | |
JPS558166A (en) | Data transmission system | |
JPS5443630A (en) | Memory access control system | |
JPS5696552A (en) | Erastic storage | |
ES444381A1 (en) | Transmit and receive digital data channel elastic store | |
JPS57103547A (en) | Bit word access circuit | |
JPS5733363A (en) | Waveform storage device | |
JPS5354935A (en) | Information converting device | |
JPS538542A (en) | Shifter circuit | |
JPS5457928A (en) | Interface unit | |
JPS5360125A (en) | Semiconductor memory unit | |
JPS5293206A (en) | Data transmission system | |
JPS51112240A (en) | Input output unit control system | |
JPS5214323A (en) | Shift register data transfer control system | |
JPS5572265A (en) | State memory circuit | |
JPS57208688A (en) | Clock generating system | |
JPS57154960A (en) | Demodulating circuit | |
JPS5420629A (en) | Data reader | |
JPS54126006A (en) | Information service device | |
JPS52131431A (en) | Memory circuit | |
JPS54145443A (en) | Data memory circuit | |
JPS5276830A (en) | Information reading control system | |
JPS5534543A (en) | Control input circuit | |
JPS5340177A (en) | Input and output control system in remote supervising control system | |
JPS5245858A (en) | Control system of double stabilized circuit |