JPS5589982A - Output circuitry - Google Patents
Output circuitryInfo
- Publication number
- JPS5589982A JPS5589982A JP15987278A JP15987278A JPS5589982A JP S5589982 A JPS5589982 A JP S5589982A JP 15987278 A JP15987278 A JP 15987278A JP 15987278 A JP15987278 A JP 15987278A JP S5589982 A JPS5589982 A JP S5589982A
- Authority
- JP
- Japan
- Prior art keywords
- level
- circuit
- output
- variation
- delay time
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Classifications
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
- G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
- G11C11/34—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
- G11C11/40—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
- G11C11/401—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming cells needing refreshing or charge regeneration, i.e. dynamic cells
- G11C11/4063—Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing or timing
- G11C11/407—Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing or timing for memory cells of the field-effect type
- G11C11/4076—Timing circuits
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Computer Hardware Design (AREA)
- Static Random-Access Memory (AREA)
Abstract
PURPOSE:To reduce the transmission delay time and to avoid the variation in the output level, by constituting that the output of a plurality of differential amplification stages is fed to the push pull type inverter via FF circuit. CONSTITUTION:The circuit consists of cascade connection of three differential amplification stages 20A-20C to greatly amplify the level difference between the inputs do and do', FF circuit 22 is driven with the output of the third stage differential amplifier 20C, and the output D0 is obtained via the push pull type inverter 24. In the FF circuit 22, positive feedback is fast fed and the transmission delay time can be reduced. Further, since the FF circuit 22 ensure two stable operation only when the level of he input signals E and F is more than required minimum level, even if the level of the signals E and F is in dispersion due to manufacture torelance of Vtho and Vthe more or less, the variation in the output level can be avoided.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP15987278A JPS5589982A (en) | 1978-12-27 | 1978-12-27 | Output circuitry |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP15987278A JPS5589982A (en) | 1978-12-27 | 1978-12-27 | Output circuitry |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| JPS5589982A true JPS5589982A (en) | 1980-07-08 |
Family
ID=15703040
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP15987278A Pending JPS5589982A (en) | 1978-12-27 | 1978-12-27 | Output circuitry |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS5589982A (en) |
Cited By (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS613389A (en) * | 1984-06-15 | 1986-01-09 | Hitachi Ltd | Memory device |
| JPH06302192A (en) * | 1990-12-12 | 1994-10-28 | Samsung Electron Co Ltd | Differential sense amplifier circuit |
-
1978
- 1978-12-27 JP JP15987278A patent/JPS5589982A/en active Pending
Cited By (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS613389A (en) * | 1984-06-15 | 1986-01-09 | Hitachi Ltd | Memory device |
| JPH06302192A (en) * | 1990-12-12 | 1994-10-28 | Samsung Electron Co Ltd | Differential sense amplifier circuit |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| AU629685B2 (en) | Amplifying with directly coupled, cascaded amplifiers | |
| EP0332367A3 (en) | Wide range linear automatic gain control amplifier | |
| JPS5589982A (en) | Output circuitry | |
| JPS54104760A (en) | Amplifier of low power consumption type | |
| EP0374543A3 (en) | Wide bandwidth push-pull amplifier | |
| GB853672A (en) | Improvements in or relating to transistor amplifiers | |
| JPS5340258A (en) | Waveguide type transistor amplifier | |
| JPS56168410A (en) | Differential amplifying circuit | |
| JPS54111709A (en) | Automatic output control circuit | |
| JPS5745708A (en) | Amplifying circuit | |
| JPS5730408A (en) | Feedback amplifier | |
| JPS55115708A (en) | Push pull amplifier | |
| JPS5556711A (en) | Variable gain amplifing circuit | |
| JPS5468140A (en) | Amplifying circuit | |
| JPS5679509A (en) | Automatic gain control circuit | |
| JPS54953A (en) | Differential amplifying circuit | |
| JPS52119850A (en) | Parallel operation system of high frequency amplifiers | |
| JPS54100644A (en) | Automatic gain control system | |
| JPS55136710A (en) | Multi-stage electric power amplifier of high frequency transistor | |
| JPS56126316A (en) | Mos comparing integrated circuit | |
| JPS5478956A (en) | Amplified output circuit | |
| JPS55166313A (en) | Operational amplifier | |
| JPS567507A (en) | Automatic gain control circuit | |
| JPS5534540A (en) | Microwave amplifier | |
| JPS5561113A (en) | Ultra-high frequency band negative feedback amplifier |