JPS55824U - - Google Patents

Info

Publication number
JPS55824U
JPS55824U JP1978082785U JP8278578U JPS55824U JP S55824 U JPS55824 U JP S55824U JP 1978082785 U JP1978082785 U JP 1978082785U JP 8278578 U JP8278578 U JP 8278578U JP S55824 U JPS55824 U JP S55824U
Authority
JP
Japan
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP1978082785U
Other versions
JPS6017955Y2 (ja
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed filed Critical
Priority to JP1978082785U priority Critical patent/JPS6017955Y2/ja
Priority to BR7903850A priority patent/BR7903850A/pt
Priority to IT7923593A priority patent/IT1202944B/it
Publication of JPS55824U publication Critical patent/JPS55824U/ja
Priority to US06/213,235 priority patent/US4389621A/en
Application granted granted Critical
Publication of JPS6017955Y2 publication Critical patent/JPS6017955Y2/ja
Expired legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H03ELECTRONIC CIRCUITRY
    • H03LAUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L7/00Automatic control of frequency or phase; Synchronisation
    • H03L7/06Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
    • H03L7/08Details of the phase-locked loop
    • H03L7/085Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal

Landscapes

  • Stabilization Of Oscillater, Synchronisation, Frequency Synthesizers (AREA)
  • Manipulation Of Pulses (AREA)
JP1978082785U 1978-06-15 1978-06-15 信号変換回路 Expired JPS6017955Y2 (ja)

Priority Applications (4)

Application Number Priority Date Filing Date Title
JP1978082785U JPS6017955Y2 (ja) 1978-06-15 1978-06-15 信号変換回路
BR7903850A BR7903850A (pt) 1978-06-15 1979-06-13 Circuito em laco com bloqueio de fase
IT7923593A IT1202944B (it) 1978-06-15 1979-06-14 Circuito ad anello bloccato in fase
US06/213,235 US4389621A (en) 1978-06-15 1980-12-05 Phase locked loop stabilized against temperature and voltage variations

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP1978082785U JPS6017955Y2 (ja) 1978-06-15 1978-06-15 信号変換回路

Publications (2)

Publication Number Publication Date
JPS55824U true JPS55824U (ja) 1980-01-07
JPS6017955Y2 JPS6017955Y2 (ja) 1985-05-31

Family

ID=13784062

Family Applications (1)

Application Number Title Priority Date Filing Date
JP1978082785U Expired JPS6017955Y2 (ja) 1978-06-15 1978-06-15 信号変換回路

Country Status (4)

Country Link
US (1) US4389621A (ja)
JP (1) JPS6017955Y2 (ja)
BR (1) BR7903850A (ja)
IT (1) IT1202944B (ja)

Families Citing this family (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0650880B2 (ja) * 1987-01-30 1994-06-29 日本電気株式会社 復調回路
FI85433C (fi) * 1988-04-06 1992-04-10 Nokia Mobira Oy Kretsarrangemang foer kompensering av temperaturdriften i en fasdetektor.
FI98258C (fi) * 1994-06-07 1997-05-12 Nokia Telecommunications Oy Menetelmä vaihelukitun silmukan ohjaamiseksi ja vaihelukittu silmukka
US6976114B1 (en) * 2001-01-25 2005-12-13 Rambus Inc. Method and apparatus for simultaneous bidirectional signaling in a bus topology
US6903585B2 (en) * 2003-06-27 2005-06-07 Analog Devices, Inc. Pulse width modulated common mode feedback loop and method for differential charge pump
DE102006024210A1 (de) * 2006-05-23 2007-11-29 Deutsches Elektronen-Synchrotron Desy Selbstabgleichende driftfreie Hochfrequenz-Phasendetektor-Schaltung

Family Cites Families (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3815042A (en) * 1973-05-21 1974-06-04 H Maunsell Dual mode phase locked loop
US3944940A (en) * 1974-09-06 1976-03-16 Pertec Corporation Versatile phase-locked loop for read data recovery
US4055814A (en) * 1976-06-14 1977-10-25 Pertec Computer Corporation Phase locked loop for synchronizing VCO with digital data pulses
JPS588776B2 (ja) * 1977-03-15 1983-02-17 日本電気株式会社 周波数弁別器
US4155050A (en) * 1978-10-17 1979-05-15 Rockwell International Corporation Loop phase detector circuit

Also Published As

Publication number Publication date
US4389621A (en) 1983-06-21
JPS6017955Y2 (ja) 1985-05-31
IT1202944B (it) 1989-02-15
IT7923593A0 (it) 1979-06-14
BR7903850A (pt) 1980-02-05

Similar Documents

Publication Publication Date Title
FR2414807B3 (ja)
FR2414480B3 (ja)
AU3898778A (ja)
AU73950S (ja)
AU3892778A (ja)
BG25918A1 (ja)
BG26991A1 (ja)
BG26009A1 (ja)
BG25902A1 (ja)
BG26007A1 (ja)
BG26006A1 (ja)
BG25974A1 (ja)
BG25973A1 (ja)
BG25972A1 (ja)
BG25971A1 (ja)
BG25957A1 (ja)
BG25956A1 (ja)
BG25955A1 (ja)
BG25954A1 (ja)
BG25952A1 (ja)
BG25940A1 (ja)
BG26017A1 (ja)
BG25897A1 (ja)
BG25921A1 (ja)
BG25818A1 (ja)