JPS5564687A - Writing method for memory - Google Patents
Writing method for memoryInfo
- Publication number
- JPS5564687A JPS5564687A JP13748878A JP13748878A JPS5564687A JP S5564687 A JPS5564687 A JP S5564687A JP 13748878 A JP13748878 A JP 13748878A JP 13748878 A JP13748878 A JP 13748878A JP S5564687 A JPS5564687 A JP S5564687A
- Authority
- JP
- Japan
- Prior art keywords
- memory element
- memory
- voltage
- current
- base
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Classifications
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C17/00—Read-only memories programmable only once; Semi-permanent stores, e.g. manually-replaceable information cards
- G11C17/14—Read-only memories programmable only once; Semi-permanent stores, e.g. manually-replaceable information cards in which contents are determined by selectively establishing, breaking or modifying connecting links by permanently altering the state of coupling elements, e.g. PROM
- G11C17/16—Read-only memories programmable only once; Semi-permanent stores, e.g. manually-replaceable information cards in which contents are determined by selectively establishing, breaking or modifying connecting links by permanently altering the state of coupling elements, e.g. PROM using electrically-fusible links
Landscapes
- Read Only Memory (AREA)
- Semiconductor Memories (AREA)
Abstract
PURPOSE:To improve the degree of integration of P-ROM by using different current channels in a destructive memory for selection of a memory element and memory- element destruction. CONSTITUTION:To write information to memory element S11 at an intersection between wirings Y1 and X1, a positive voltage is applied firstly to base B1 of transistor Tr1 to make the transistor conductive and a current is flowed from wiring Y1 to select the position of memory element S11. Next, when a voltage across S extracted from semiconductor substrate 1 with time delay is changed from the earth voltage into a negative voltage, PNPTr11 connected to the base of memory element S11 operates to flow a large current, needed to destroy element S11, from the base of the memory element into an insulation region, thereby destroying the memory element. Consequently, the large current flows to substrate 1 through PNPTr and to buried layer 2, only a current for selecting a memory element flows to reduce a voltage developed at layer 2, so that many elements can be constituted in the same insulation region.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP13748878A JPS5564687A (en) | 1978-11-08 | 1978-11-08 | Writing method for memory |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP13748878A JPS5564687A (en) | 1978-11-08 | 1978-11-08 | Writing method for memory |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS5564687A true JPS5564687A (en) | 1980-05-15 |
JPS6151428B2 JPS6151428B2 (en) | 1986-11-08 |
Family
ID=15199806
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP13748878A Granted JPS5564687A (en) | 1978-11-08 | 1978-11-08 | Writing method for memory |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS5564687A (en) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4804041A (en) * | 1985-05-15 | 1989-02-14 | Showa Aluminum Corporation | Heat-exchanger of plate fin type |
Citations (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS52140A (en) * | 1975-06-21 | 1977-01-05 | Nec Corp | Programmable monolithic integrated circuit |
-
1978
- 1978-11-08 JP JP13748878A patent/JPS5564687A/en active Granted
Patent Citations (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS52140A (en) * | 1975-06-21 | 1977-01-05 | Nec Corp | Programmable monolithic integrated circuit |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4804041A (en) * | 1985-05-15 | 1989-02-14 | Showa Aluminum Corporation | Heat-exchanger of plate fin type |
Also Published As
Publication number | Publication date |
---|---|
JPS6151428B2 (en) | 1986-11-08 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
KR950002049A (en) | Semiconductor memory | |
KR840003146A (en) | Dynamic RAM Integrated Circuit Devices | |
KR890001101A (en) | Semiconductor memory | |
KR850000798A (en) | Semiconductor integrated circuit device | |
US4583201A (en) | Resistor personalized memory device using a resistive gate fet | |
KR930005020A (en) | Semiconductor Memory Device with Power Line of Mesh Structure | |
JPS5911995B2 (en) | electrical information storage device | |
US3706891A (en) | A. c. stable storage cell | |
KR920017118A (en) | Nonvolatile Semiconductor Memory | |
Somasekhar et al. | An energy recovery static RAM memory core | |
JPS54107278A (en) | Semiconductor device | |
JPS5564687A (en) | Writing method for memory | |
Chern et al. | Alpha-particle-induced charge transfer between closely spaced memory cells | |
KR850005135A (en) | Semiconductor devices frequently use transistors with increased current amplification | |
KR910003755A (en) | Memory device and memory circuit using thin film transistor | |
KR860002827A (en) | Adaptive Memory Device | |
US3686644A (en) | Gated diode memory | |
KR890013771A (en) | Semiconductor device | |
DE2055232A1 (en) | Integrated semiconductor circuit for storing a binary number | |
US3452333A (en) | Cryoelectric memories | |
KR900702571A (en) | Semiconductor device and semiconductor memory device | |
JPS57127987A (en) | Static semiconductor memory | |
KR930017168A (en) | Semiconductor memory device with triple well | |
KR960043244A (en) | Layout method of nonvolatile memory device | |
KR850006276A (en) | Logic circuit |