JPS5563147A - Control circuit for signal detection reference level - Google Patents

Control circuit for signal detection reference level

Info

Publication number
JPS5563147A
JPS5563147A JP13589278A JP13589278A JPS5563147A JP S5563147 A JPS5563147 A JP S5563147A JP 13589278 A JP13589278 A JP 13589278A JP 13589278 A JP13589278 A JP 13589278A JP S5563147 A JPS5563147 A JP S5563147A
Authority
JP
Japan
Prior art keywords
circuit
signal
level
data
supplied
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP13589278A
Other languages
Japanese (ja)
Other versions
JPS627627B2 (en
Inventor
Taku Uchiumi
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Victor Company of Japan Ltd
Original Assignee
Victor Company of Japan Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Victor Company of Japan Ltd filed Critical Victor Company of Japan Ltd
Priority to JP13589278A priority Critical patent/JPS5563147A/en
Publication of JPS5563147A publication Critical patent/JPS5563147A/en
Publication of JPS627627B2 publication Critical patent/JPS627627B2/ja
Granted legal-status Critical Current

Links

Abstract

PURPOSE: To obtain the desired signal detection reference level in a stable way by detecting both the upper and lower edge levels of the modulated pulse in the reproduced digital signal and then giving the level control to the signal obtained by adding the both detection output.
CONSTITUTION: Both the overshoot and undershoot are reduced via capacitor C2 for the reproduced digital input signal sent from the VTR, and the input signal is supplied to gate circuit 5 via gate circuit 3 and reversing circuit 4. At circuit 3 the data of signal (a) is separated from the horizontal synchronous signal and the reference white chrominance signal via gate pulse (c) given from control circuit 8, and signal (d) thus obtained is supplied to peak holding PH circuit 9. The greater part of the data given from circuit 5 is separated and drawn out, and negative signal (e) featuring a lower level than the upper edge level of the data is supplied to peak holding circuit 11. Circuit 9 delivers the voltage equivalent to the upper edge level of the data, and the voltage equivalent to the lower edge level of the data given from circuit 11 is reversed 13 to be added to the output of circuit 9 at adder circuit 14. Then the output of circuit 14 is controlled via resistance VR to deliver the optimum data detection reference level.
COPYRIGHT: (C)1980,JPO&Japio
JP13589278A 1978-11-06 1978-11-06 Control circuit for signal detection reference level Granted JPS5563147A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP13589278A JPS5563147A (en) 1978-11-06 1978-11-06 Control circuit for signal detection reference level

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP13589278A JPS5563147A (en) 1978-11-06 1978-11-06 Control circuit for signal detection reference level

Publications (2)

Publication Number Publication Date
JPS5563147A true JPS5563147A (en) 1980-05-13
JPS627627B2 JPS627627B2 (en) 1987-02-18

Family

ID=15162233

Family Applications (1)

Application Number Title Priority Date Filing Date
JP13589278A Granted JPS5563147A (en) 1978-11-06 1978-11-06 Control circuit for signal detection reference level

Country Status (1)

Country Link
JP (1) JPS5563147A (en)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5593824U (en) * 1978-12-19 1980-06-28
JPH01241245A (en) * 1988-03-22 1989-09-26 Nec Corp Data transmission equipment

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5593824U (en) * 1978-12-19 1980-06-28
JPS6343624Y2 (en) * 1978-12-19 1988-11-14
JPH01241245A (en) * 1988-03-22 1989-09-26 Nec Corp Data transmission equipment

Also Published As

Publication number Publication date
JPS627627B2 (en) 1987-02-18

Similar Documents

Publication Publication Date Title
JPS5498120A (en) Solid image pickup system
JPS5498517A (en) Reproducer for information signal
JPS5346224A (en) Color video signal reproducing unit
JPS5247319A (en) Recording/reproducing system of color video signal
JPS5537018A (en) Moving correction noise lowering system
JPS5563147A (en) Control circuit for signal detection reference level
ATE40026T1 (en) LOSS CORRECTION CIRCUIT FOR CORRECTING VIDEO SIGNALS DISTURBED BY LOSSES.
JPS5330216A (en) Dinary signal control circuit
JPS5417623A (en) Scanning-speed modulator circuit
JPS52117511A (en) Picture recording method and its equipment
JPS5342310A (en) Speed controll system for dc motor
JPS55112080A (en) Writing device
JPS5556761A (en) Picture process system
JPS5549778A (en) Picture outline extraction method
JPS55105871A (en) Editing device for pcm signal
JPS52153333A (en) Color tv unit
JPS5376815A (en) Magnetic recorder/reproducer
JPS54146530A (en) Binary coding circuit
JPS52120613A (en) Video signal processing circuit
JPS5412518A (en) Scanning velocity modulating circuit
JPS5453833A (en) Arc description method
JPS52153454A (en) Automatic focus controlling apparatus
JPS5330814A (en) Ph otoelectric conversion system emphasizing some part of copy
JPS5585168A (en) Shaping circuit for binary signal
JPS54121106A (en) Pcm system recording-reproducing system