JPS5545239A - Decoder - Google Patents
DecoderInfo
- Publication number
- JPS5545239A JPS5545239A JP11834178A JP11834178A JPS5545239A JP S5545239 A JPS5545239 A JP S5545239A JP 11834178 A JP11834178 A JP 11834178A JP 11834178 A JP11834178 A JP 11834178A JP S5545239 A JPS5545239 A JP S5545239A
- Authority
- JP
- Japan
- Prior art keywords
- circuit
- input
- terminal
- decoder
- inputted
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Landscapes
- Compression, Expansion, Code Conversion, And Decoders (AREA)
- Transmission Systems Not Characterized By The Medium Used For Transmission (AREA)
Abstract
PURPOSE: To stabilize operations when input signals are stopped, by providing an FF, which is inverted at every clock when the logic of a control terminal indicating presence and absence of input delta modulation signals indicates an input signal absence state, and a delta modulation code decoder.
CONSTITUTION: When a delta modulation code is inputted to terminal 8 and control terminal 9 is high-potential, AND circuit 12 is opened, and circuit 11 is closed, and input signals are inputted to the D input of FF 15 through OR circuit 13, and FF 15 shapes the waveform of them and transfers them to decoder 5. When input signals are stopped, terminal 9 becomes low-potential, and circuit 11 is opened, and circuit 12 is closed, and the Q inversion output is inputted to the D terminal of FF 15, and 0 and 1 are alternately inputted to decoder 5 repeatedly as the output of FF 15 at every clock input of terminal 10. As a result, the output of decoder 5 does not reach a saturation point, and a click sound generated when input signals are stopped is eliminated, thus performing stable operations.
COPYRIGHT: (C)1980,JPO&Japio
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP11834178A JPS5545239A (en) | 1978-09-25 | 1978-09-25 | Decoder |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP11834178A JPS5545239A (en) | 1978-09-25 | 1978-09-25 | Decoder |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS5545239A true JPS5545239A (en) | 1980-03-29 |
| JPS61741B2 JPS61741B2 (en) | 1986-01-10 |
Family
ID=14734271
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP11834178A Granted JPS5545239A (en) | 1978-09-25 | 1978-09-25 | Decoder |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS5545239A (en) |
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US7400664B1 (en) | 2002-03-28 | 2008-07-15 | Fujitsu Limited | Laser array device and laser array control method |
-
1978
- 1978-09-25 JP JP11834178A patent/JPS5545239A/en active Granted
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US7400664B1 (en) | 2002-03-28 | 2008-07-15 | Fujitsu Limited | Laser array device and laser array control method |
Also Published As
| Publication number | Publication date |
|---|---|
| JPS61741B2 (en) | 1986-01-10 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JPS5690483A (en) | Address buffer circuit | |
| JPS5340257A (en) | Tone control circuit | |
| JPS5545239A (en) | Decoder | |
| JPS5370649A (en) | Pulse width modulating and amplifying circuit | |
| JPS5312259A (en) | Analog digital converter | |
| JPS5412539A (en) | Integrating circuit | |
| JPS5534722A (en) | Function generator | |
| JPS5267219A (en) | Pen touch type control circuit | |
| JPS57112158A (en) | Code converting circuit | |
| JPS5269520A (en) | Mode switching unit | |
| JPS5227250A (en) | Oscillating circuit | |
| JPS53103338A (en) | Large-scale integrated circuit | |
| JPS558214A (en) | Inverter control circuit | |
| JPS5567803A (en) | Programmable control circuit | |
| JPS5250680A (en) | Non-linear code decoder | |
| JPS5542024A (en) | Input circuit of electronic clock | |
| JPS52100965A (en) | Delta modulator | |
| JPS5264263A (en) | Multi-phase clock pulse generator | |
| JPS57119516A (en) | Digital to analog converter | |
| JPS5571315A (en) | Limit cycle reduction system of digital filter | |
| JPS57199327A (en) | Timer circuit | |
| JPS5258348A (en) | Sampling circuit | |
| JPS5282173A (en) | Time delay circuit device | |
| JPS547849A (en) | Drift compensation circuit for sample hold circuit | |
| JPS51129167A (en) | Selection circuit |