JPS554191A - Binary/quad conversion system - Google Patents

Binary/quad conversion system

Info

Publication number
JPS554191A
JPS554191A JP7790578A JP7790578A JPS554191A JP S554191 A JPS554191 A JP S554191A JP 7790578 A JP7790578 A JP 7790578A JP 7790578 A JP7790578 A JP 7790578A JP S554191 A JPS554191 A JP S554191A
Authority
JP
Japan
Prior art keywords
signal
binary
circuit
quad
bit
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP7790578A
Other languages
Japanese (ja)
Other versions
JPS6049388B2 (en
Inventor
Koichi Honma
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Panasonic Holdings Corp
Original Assignee
Matsushita Electric Industrial Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Matsushita Electric Industrial Co Ltd filed Critical Matsushita Electric Industrial Co Ltd
Priority to JP53077905A priority Critical patent/JPS6049388B2/en
Publication of JPS554191A publication Critical patent/JPS554191A/en
Publication of JPS6049388B2 publication Critical patent/JPS6049388B2/en
Expired legal-status Critical Current

Links

Landscapes

  • Dc Digital Transmission (AREA)
  • Synchronisation In Digital Transmission Systems (AREA)

Abstract

PURPOSE: To attain easily bit synchronization at a demodulator side by modulating signals at a half clock frequency before binary/quad conversion.
CONSTITUTION: An input signal applied to input terminal 11 has unneeded components removed by filter circuir 12 and is applied to comparator 13 and bit synchronizous regenerating circuit 14. Synchronizing signals regenerated by this regenerating circuit 14 are applied to comparator 13, where they are synchronized and quad values are discriminated. This signal is applied to converter circuit 15 and converted into a binary signal. This binary signal and the bit synchronizing signal divided by FF16 are both applied to OR-ELSE circuit 17, so that a delta-modulated signal will be extracted. This signal is applied to demodulation circuit 18, where it is demodulated into an analog signal. Synchronization can therefore be attained easily by the demodulator.
COPYRIGHT: (C)1980,JPO&Japio
JP53077905A 1978-06-26 1978-06-26 Signal conversion method Expired JPS6049388B2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP53077905A JPS6049388B2 (en) 1978-06-26 1978-06-26 Signal conversion method

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP53077905A JPS6049388B2 (en) 1978-06-26 1978-06-26 Signal conversion method

Publications (2)

Publication Number Publication Date
JPS554191A true JPS554191A (en) 1980-01-12
JPS6049388B2 JPS6049388B2 (en) 1985-11-01

Family

ID=13647082

Family Applications (1)

Application Number Title Priority Date Filing Date
JP53077905A Expired JPS6049388B2 (en) 1978-06-26 1978-06-26 Signal conversion method

Country Status (1)

Country Link
JP (1) JPS6049388B2 (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS6388979A (en) * 1986-10-01 1988-04-20 Pioneer Electronic Corp Video disk recording and reproducing device

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS6388979A (en) * 1986-10-01 1988-04-20 Pioneer Electronic Corp Video disk recording and reproducing device

Also Published As

Publication number Publication date
JPS6049388B2 (en) 1985-11-01

Similar Documents

Publication Publication Date Title
JPS5648732A (en) Radio equipment
JPS5279747A (en) Noise removal circuit
JPS52141552A (en) Demodulating of angle-modulated wave signal
JPS554191A (en) Binary/quad conversion system
CA2131770A1 (en) Synchronization Adder Circuit
JPS52119026A (en) Coding of binary signal
JPS5530232A (en) Demodulator on n-phase phase shift keying system
JPS55100770A (en) Clock regenerating device
JPS5430060A (en) Dislocation detecting circuit
JPS5360517A (en) Regenerating system for color television signal
JPS52149411A (en) Multiplex orthogonal modulation and demodulation system
JPS5317252A (en) Ssb modulator and demodulator
JPS5437531A (en) Recording-regenerating system for color vedeo signal on secam system
JPS5247361A (en) Demodulation system of multiple channel code
JPS5267243A (en) Amplitude phase modulation signal demodulation unit
JPS5350917A (en) Chrominance component recording system
JPS5247362A (en) Pulse count system demodulation equipment for fm signal
JPS5480030A (en) Process circuit for carrier chrominance signal
JPS5459827A (en) Reproducer of color video signal
JPS5432057A (en) Demodulator for frequency modulated signal
JPS5394804A (en) Fm stereo receiver
JPS5418617A (en) Compressing system for facsimile information
JPS51150911A (en) Multiple video signal digital converter
JPS5776987A (en) Signal detection circuit
JPS5384452A (en) D/a donverter