JPS5539414A - Frame synchronous protecting system - Google Patents

Frame synchronous protecting system

Info

Publication number
JPS5539414A
JPS5539414A JP11173978A JP11173978A JPS5539414A JP S5539414 A JPS5539414 A JP S5539414A JP 11173978 A JP11173978 A JP 11173978A JP 11173978 A JP11173978 A JP 11173978A JP S5539414 A JPS5539414 A JP S5539414A
Authority
JP
Japan
Prior art keywords
memory
end office
given
office
frame
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP11173978A
Other languages
Japanese (ja)
Inventor
Masahiro Yamashita
Hisashi Morikawa
Shinji Ono
Hidetoshi Miura
Tomonori Okada
Koji Yoshimoto
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
NEC Corp
Nippon Telegraph and Telephone Corp
Original Assignee
Fujitsu Ltd
NEC Corp
Nippon Telegraph and Telephone Corp
Nippon Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd, NEC Corp, Nippon Telegraph and Telephone Corp, Nippon Electric Co Ltd filed Critical Fujitsu Ltd
Priority to JP11173978A priority Critical patent/JPS5539414A/en
Publication of JPS5539414A publication Critical patent/JPS5539414A/en
Pending legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04J—MULTIPLEX COMMUNICATION
    • H04J3/00—Time-division multiplex systems
    • H04J3/02—Details
    • H04J3/06—Synchronising arrangements

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)
  • Time-Division Multiplex Systems (AREA)
  • Synchronisation In Digital Transmission Systems (AREA)

Abstract

PURPOSE:To realize a frame synchronous protecting system which can cope with the phase jump with virtually no alteration of the design against the existing end office. CONSTITUTION:End office 10 is connected to other end office 20 via transmission line 30 and then furthermore to different end office via transmission lines 30' and 30'', thus forming the digital transmission network as a whole. For instance, bipolar digital signal Sa which is sent to office 10 via line 30' is changed to NRZ signal Sb within reception device 11 to be applied to memory 12. The reading is given to memory 12 by fundamental clock 55, and the frame clock is applied via line 56. Frame synchronization 42 is secured within device 11, and the step-out is counted via protective circuit 43. And the alarm is given when the count value exceeds a certain limit. In case the coincidence is obtained between the timing form signal lines 52 and 53 to memory 12 and the timing from signal lines 55 and 56, the phase shift is given forcedly to reset the memory to the normal operation as well as to make the information ineffective for that time.
JP11173978A 1978-09-13 1978-09-13 Frame synchronous protecting system Pending JPS5539414A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP11173978A JPS5539414A (en) 1978-09-13 1978-09-13 Frame synchronous protecting system

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP11173978A JPS5539414A (en) 1978-09-13 1978-09-13 Frame synchronous protecting system

Publications (1)

Publication Number Publication Date
JPS5539414A true JPS5539414A (en) 1980-03-19

Family

ID=14568950

Family Applications (1)

Application Number Title Priority Date Filing Date
JP11173978A Pending JPS5539414A (en) 1978-09-13 1978-09-13 Frame synchronous protecting system

Country Status (1)

Country Link
JP (1) JPS5539414A (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6135173A (en) * 1998-03-03 2000-10-24 Samsung Electronics Co., Ltd. Ice dispenser for refrigerator

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6135173A (en) * 1998-03-03 2000-10-24 Samsung Electronics Co., Ltd. Ice dispenser for refrigerator

Similar Documents

Publication Publication Date Title
JPS54151321A (en) Write-in inhibit control circuit in frame synchronizer
JPS5746553A (en) Code synchronizing device
JPS5539414A (en) Frame synchronous protecting system
JPS5376726A (en) Synchronizing system digital filter
JPS5461406A (en) Pulse delivery system
JPS5478607A (en) Data transmission system
JPS5718437A (en) Engine revolving rate controller
JPS53118948A (en) Synchronizing unit
JPS52150537A (en) Step-out detector
JPS56102158A (en) Memory device of facsimile device
JPS53128912A (en) Data transmission system
JPS5620362A (en) Error information system
JPS52133235A (en) Judging circuit
JPS57129048A (en) Loop data transmitting device
JPS53129837A (en) Digital relay with time limit characteristic
JPS5412617A (en) Frame synchronizing circuit
JPS52150660A (en) Electronic watch
JPS5369514A (en) Transmitting system for picture digital signal
JPS5290019A (en) Over-load protecting system
JPS5563153A (en) Error detection system for digital communication equipment
JPS5758444A (en) Clock extracting system in dipulse code composite circuit
JPS5442957A (en) Electronic cash register featuring service interruption process function
JPS5486241A (en) Fault detection system of magnetic tape device
JPS5216144A (en) Digital synchronous clock generator
JPS5320822A (en) Protection signal generator circuit for abnormal voltage occurrence time