JPS5525142A - Cross-call system - Google Patents
Cross-call systemInfo
- Publication number
- JPS5525142A JPS5525142A JP9789278A JP9789278A JPS5525142A JP S5525142 A JPS5525142 A JP S5525142A JP 9789278 A JP9789278 A JP 9789278A JP 9789278 A JP9789278 A JP 9789278A JP S5525142 A JPS5525142 A JP S5525142A
- Authority
- JP
- Japan
- Prior art keywords
- devices
- over
- iocii
- cpu
- change
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Abstract
PURPOSE: To improve versatility in case of use of CPU by enabling a single input- output device by several pulses from certain CPU to control the operation of an interface provided in a dynamic change-over unit while disabling other CPU from controlling it.
CONSTITUTION: Interfaces A1 and B1, and A2 and B2 of input-output devices IOCIand IOCII are connected to channels K and L, and M and N of CPU0 and CPU1 via buses 1 and 2, and 3 and 4, and devices IOCI and IOCII are connected to dynamic change-over unit DCS. To change-over unit DCS, input- output devices IOl to IOn are connected, devices IOCI and IOCII are not given information on a cross call at all, and change-over units DCS are provided with CPU0 and 1 a processor for reserve information on a unit to realize the operation over the control of devices IOl to IOn, so that versatility at the time when CPUs 0 and 1 are used will be improved.
COPYRIGHT: (C)1980,JPO&Japio
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP9789278A JPS592932B2 (en) | 1978-08-11 | 1978-08-11 | Cross call method |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP9789278A JPS592932B2 (en) | 1978-08-11 | 1978-08-11 | Cross call method |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS5525142A true JPS5525142A (en) | 1980-02-22 |
JPS592932B2 JPS592932B2 (en) | 1984-01-21 |
Family
ID=14204396
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP9789278A Expired JPS592932B2 (en) | 1978-08-11 | 1978-08-11 | Cross call method |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS592932B2 (en) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS62192448U (en) * | 1986-05-21 | 1987-12-07 |
-
1978
- 1978-08-11 JP JP9789278A patent/JPS592932B2/en not_active Expired
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS62192448U (en) * | 1986-05-21 | 1987-12-07 |
Also Published As
Publication number | Publication date |
---|---|
JPS592932B2 (en) | 1984-01-21 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JPS5427741A (en) | Information processing organization | |
JPS5525142A (en) | Cross-call system | |
JPS51135441A (en) | Load control unit | |
JPS5680702A (en) | Backup system of sequence controller | |
JPS5336149A (en) | Information processing system | |
JPS5299737A (en) | Multi computer control system | |
JPS52105741A (en) | Input and output sharing device | |
JPS539434A (en) | Data processor system | |
JPS5427740A (en) | Information processing unit | |
JPS5587220A (en) | Interface controller | |
JPS52104830A (en) | Output control device for data processor | |
JPS52107741A (en) | Peripheral control unit | |
JPS5374329A (en) | Change-over system in trouble of electronic computer system | |
JPS5271147A (en) | Common panel control system for data processing unit | |
JPS5563423A (en) | Data transfer system | |
JPS52155924A (en) | Data file control unit | |
JPS5373934A (en) | Data exchange control system | |
JPS5219928A (en) | Interrupt processing unit in multi-computer system | |
JPS54530A (en) | Reference control unit of memory | |
JPS5427738A (en) | Bus stall processing system | |
JPS5427737A (en) | Bus control system | |
JPS5292448A (en) | I/o unit control system | |
JPS52149446A (en) | Coupling system between a plural number of cpu#s and one memory unit | |
JPS5421229A (en) | Data fetch system | |
JPS5547523A (en) | Input and output processing device |