JPS55154853A - Data transmission system - Google Patents
Data transmission systemInfo
- Publication number
- JPS55154853A JPS55154853A JP6156479A JP6156479A JPS55154853A JP S55154853 A JPS55154853 A JP S55154853A JP 6156479 A JP6156479 A JP 6156479A JP 6156479 A JP6156479 A JP 6156479A JP S55154853 A JPS55154853 A JP S55154853A
- Authority
- JP
- Japan
- Prior art keywords
- circuit
- sent
- data
- last signal
- local address
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Classifications
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L5/00—Arrangements affording multiple use of the transmission path
- H04L5/22—Arrangements affording multiple use of the transmission path using time-division multiplexing
- H04L5/24—Arrangements affording multiple use of the transmission path using time-division multiplexing with start-stop synchronous converters
Landscapes
- Engineering & Computer Science (AREA)
- Signal Processing (AREA)
- Computer Networks & Wireless Communication (AREA)
- Time-Division Multiplex Systems (AREA)
- Small-Scale Networks (AREA)
Abstract
PURPOSE:To simplify data and hardware in constitution by adding data to be sent to a master station following transmitted data when there is no local address in a start-stop synchronization system. CONSTITUTION:When data sent from a master station to a subordinate station have no local address, decoder 17 detects a last signal without detecting a local address code. In this case, since FF28 is not reset, AND gate 29 stays open and the last signal is applied to transmitted data selecting circuit 22 via OR gate 27 and also to timer 18. Consequently, circuit 22 fetches data to be sent from the subordinate station to the master station via buffer 20 and sends them to character constituting circuit 23. Once a certain time needed for this fetch passes, a signal is sent from timer circuit 18 to circuit 22, and consequently, the last signal is sent from last signal generating circuit 21 to circuit 23.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP6156479A JPS55154853A (en) | 1979-05-21 | 1979-05-21 | Data transmission system |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP6156479A JPS55154853A (en) | 1979-05-21 | 1979-05-21 | Data transmission system |
Publications (1)
Publication Number | Publication Date |
---|---|
JPS55154853A true JPS55154853A (en) | 1980-12-02 |
Family
ID=13174730
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP6156479A Pending JPS55154853A (en) | 1979-05-21 | 1979-05-21 | Data transmission system |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS55154853A (en) |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS57148445A (en) * | 1981-03-10 | 1982-09-13 | Agency Of Ind Science & Technol | Data transmission system |
JPS59154839A (en) * | 1983-02-23 | 1984-09-03 | Sumitomo Electric Ind Ltd | Transmission control system |
-
1979
- 1979-05-21 JP JP6156479A patent/JPS55154853A/en active Pending
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS57148445A (en) * | 1981-03-10 | 1982-09-13 | Agency Of Ind Science & Technol | Data transmission system |
JPS59154839A (en) * | 1983-02-23 | 1984-09-03 | Sumitomo Electric Ind Ltd | Transmission control system |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JPS55154853A (en) | Data transmission system | |
JPS5373927A (en) | Replacing system of intermediate buffer memory | |
JPS5282149A (en) | Instruction address control system | |
JPS5419338A (en) | Control system for data transfer | |
JPS5431203A (en) | Data communication control system | |
JPS5327313A (en) | Synthesizer for video signal | |
FR2412107A1 (en) | Programmed logic system - has logic control circuit decoding data signals from program memory | |
JPS5481702A (en) | Data delivery circuit | |
JPS5398719A (en) | Letter and picture communication unit | |
JPS5528620A (en) | Synchronizing system of communication line | |
JPS5282136A (en) | Display control system | |
JPS53116041A (en) | System controller | |
JPS5642478A (en) | Data transmission and processing system | |
JPS5370640A (en) | Information processing unit having precedence control functions | |
JPS51130134A (en) | Asynchronous data reception control system | |
JPS52132703A (en) | Time sharing multiplex data transmission system | |
JPS51145242A (en) | Data renewal system of ticket publishing unit | |
JPS5327304A (en) | Sound response system | |
JPS5520003A (en) | Frame synchronous system | |
JPS52134317A (en) | Information system | |
JPS52140246A (en) | Information processing unit | |
JPS5420612A (en) | Transmssion system for coded signal | |
JPS53129932A (en) | Address control system for magnetic bubble memory | |
JPS52128019A (en) | Input control method | |
JPS5393712A (en) | Malfunction preventing circuit for signal receiver |