JPS55145353A - Fabricating method of semiconductor chip - Google Patents

Fabricating method of semiconductor chip

Info

Publication number
JPS55145353A
JPS55145353A JP5237879A JP5237879A JPS55145353A JP S55145353 A JPS55145353 A JP S55145353A JP 5237879 A JP5237879 A JP 5237879A JP 5237879 A JP5237879 A JP 5237879A JP S55145353 A JPS55145353 A JP S55145353A
Authority
JP
Japan
Prior art keywords
chips
recesses
divided
wax
semiconductor chip
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP5237879A
Other languages
Japanese (ja)
Other versions
JPS5929152B2 (en
Inventor
Kanichi Tateishi
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Shindengen Electric Manufacturing Co Ltd
Original Assignee
Shindengen Electric Manufacturing Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Shindengen Electric Manufacturing Co Ltd filed Critical Shindengen Electric Manufacturing Co Ltd
Priority to JP54052378A priority Critical patent/JPS5929152B2/en
Publication of JPS55145353A publication Critical patent/JPS55145353A/en
Publication of JPS5929152B2 publication Critical patent/JPS5929152B2/en
Expired legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/77Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
    • H01L21/78Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices

Abstract

PURPOSE:To fully automate the fabrication of a diode chip or the like by containing and conveying divided semiconductor chips while regularly aligning the chips to eliminate the necessity of checking or realigning the aigned chips by a manual work. CONSTITUTION:A semiconductor wafer 1 to be divided into a plurality of chips is so adhered to a retainer jig 2 of transparent member having recesses 2a-2c responsive to the number of chips through wax 3 that the chip regions face oppositely the recesses 2a-2c, respectively. Then, the wafer 1 on the jig 2 is divided into independent chips 1a-1f, the wax 3 is dissolved and removed by solvent in adhered state, and the chips 1a-1f are accommodated in the recesses 2a-2c, respectively of the tool 2.
JP54052378A 1979-04-27 1979-04-27 Method of manufacturing semiconductor chips Expired JPS5929152B2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP54052378A JPS5929152B2 (en) 1979-04-27 1979-04-27 Method of manufacturing semiconductor chips

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP54052378A JPS5929152B2 (en) 1979-04-27 1979-04-27 Method of manufacturing semiconductor chips

Publications (2)

Publication Number Publication Date
JPS55145353A true JPS55145353A (en) 1980-11-12
JPS5929152B2 JPS5929152B2 (en) 1984-07-18

Family

ID=12913132

Family Applications (1)

Application Number Title Priority Date Filing Date
JP54052378A Expired JPS5929152B2 (en) 1979-04-27 1979-04-27 Method of manufacturing semiconductor chips

Country Status (1)

Country Link
JP (1) JPS5929152B2 (en)

Also Published As

Publication number Publication date
JPS5929152B2 (en) 1984-07-18

Similar Documents

Publication Publication Date Title
EP0360507A3 (en) Semiconductor integrated circuit device having an improved arrangement of power source lines
FR2322456A1 (en) PROCESS FOR SUPERFINING SEMICONDUCTOR SURFACES, IN PARTICULAR ORIENTATION GALLIUM ARSENIDE SURFACES (111)
JPS55145353A (en) Fabricating method of semiconductor chip
JPS5363681A (en) Collet chuck for works having internally threaded bore
JPS57183032A (en) Method for wafer exposure and device thereof
ATE60731T1 (en) INJECTION MOLDING PLANT.
IT8322186A0 (en) PUSH TYPE LOCKING PLIERS FOR AUTOMATIC LATHES AND SIMILAR AS WELL AS FOR OTHER MACHINE TOOLS.
JPS55145352A (en) Fabricating method of semiconductor chip
JPS56107563A (en) Dividing method for semiconductor wafer
IT8507096V0 (en) DEVICE FOR CENTERING AND CLAMPING OF WORKPIECES ON MACHINE TOOLS.
JPS57143844A (en) Chip composition of wafer
JPS5380875A (en) Tool magazine device
JPS55151351A (en) Cutting method of semiconductor chip
JPS56153742A (en) Die-bonding device
JPS5441070A (en) Semiconductor element
JPS51115377A (en) Tool clamping device
JPS5382261A (en) Semiconductor wafer dicing method
JPS5695503A (en) Working device
JPS5410680A (en) Locating device of semiconductor wafers
JPS57114356A (en) Abrasive method of barrel
JPS53108368A (en) Manufacture for resin seal type semiconductor device and its lead frame for its manufacture
JPS6465631A (en) Preparing device for program processing flow
JPS57211234A (en) Formation of cleavage of semiconductor wafer and jig thereof
EP0270461A3 (en) Universal leadframe carrier and insert for holding and bonding semiconductor chip to leadframe leads
JPS5410670A (en) Bonding method of semiconductor chips