JPS55138972A - Processing method of demodulation signal - Google Patents

Processing method of demodulation signal

Info

Publication number
JPS55138972A
JPS55138972A JP4763179A JP4763179A JPS55138972A JP S55138972 A JPS55138972 A JP S55138972A JP 4763179 A JP4763179 A JP 4763179A JP 4763179 A JP4763179 A JP 4763179A JP S55138972 A JPS55138972 A JP S55138972A
Authority
JP
Japan
Prior art keywords
circuit
level
signal
slice
terminal
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP4763179A
Other languages
Japanese (ja)
Other versions
JPS6342903B2 (en
Inventor
Tetsuro Maeno
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Panasonic System Solutions Japan Co Ltd
Original Assignee
Matsushita Graphic Communication Systems Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Matsushita Graphic Communication Systems Inc filed Critical Matsushita Graphic Communication Systems Inc
Priority to JP4763179A priority Critical patent/JPS55138972A/en
Publication of JPS55138972A publication Critical patent/JPS55138972A/en
Publication of JPS6342903B2 publication Critical patent/JPS6342903B2/ja
Granted legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04NPICTORIAL COMMUNICATION, e.g. TELEVISION
    • H04N1/00Scanning, transmission or reproduction of documents or the like, e.g. facsimile transmission; Details thereof
    • H04N1/40Picture signal circuits
    • H04N1/407Control or modification of tonal gradation or of extreme levels, e.g. background level

Abstract

PURPOSE:To compensate a variation of a signal level, by sampling and holding a voltage level of the demodulated signal by a keyed pulse, and making a slice voltage or a white black inverting voltage level by this hold voltage level. CONSTITUTION:A facsimile signal applied to the terminal 1 goes into the slice and white black inverting circuit 4 through the AGC circuit 2 and the demodulation circuit 3. A keyed pulse from the control circuit 11 smaples a center level of the phase signal by a switch 6, and holds it by the hold circuit 7. An output of the hold circuit 7 is provided to the changeover circuit 8, which is closed by selecting the terminal 12 or 13 by the slice from the control circuit 11 or the instruction of inversion. Thus, the terminal 12 or 13 can be selected properly in accordance with a level change of the input signal.
JP4763179A 1979-04-17 1979-04-17 Processing method of demodulation signal Granted JPS55138972A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP4763179A JPS55138972A (en) 1979-04-17 1979-04-17 Processing method of demodulation signal

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP4763179A JPS55138972A (en) 1979-04-17 1979-04-17 Processing method of demodulation signal

Publications (2)

Publication Number Publication Date
JPS55138972A true JPS55138972A (en) 1980-10-30
JPS6342903B2 JPS6342903B2 (en) 1988-08-26

Family

ID=12780562

Family Applications (1)

Application Number Title Priority Date Filing Date
JP4763179A Granted JPS55138972A (en) 1979-04-17 1979-04-17 Processing method of demodulation signal

Country Status (1)

Country Link
JP (1) JPS55138972A (en)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS57115076A (en) * 1981-01-09 1982-07-17 Fuji Xerox Co Ltd Synchronous detection type carrier regenerating circuit of medium velocity facsimile
JPS6229266A (en) * 1985-07-29 1987-02-07 Matsushita Graphic Commun Syst Inc Automatic gain control circuit

Cited By (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS57115076A (en) * 1981-01-09 1982-07-17 Fuji Xerox Co Ltd Synchronous detection type carrier regenerating circuit of medium velocity facsimile
JPS6348471B2 (en) * 1981-01-09 1988-09-29 Fuji Xerox Co Ltd
JPS6229266A (en) * 1985-07-29 1987-02-07 Matsushita Graphic Commun Syst Inc Automatic gain control circuit
JPH0365071B2 (en) * 1985-07-29 1991-10-09

Also Published As

Publication number Publication date
JPS6342903B2 (en) 1988-08-26

Similar Documents

Publication Publication Date Title
DE3661167D1 (en) Static circuit interrupter with sampling and blocking of the last peak value of the signal
JPS5280734A (en) Tv picture receiver
JPS55138972A (en) Processing method of demodulation signal
JPS5240905A (en) Transmissin-reception anticollision system
KR860000780A (en) Color signal processing device
JPS5350613A (en) Synchronous signal processing circuit
CH616301GA3 (en) Electronic timepiece, especially electronic wristwatch, with digital display and provided with an alarm device
JPS5752227A (en) Data sampling circuit
JPS5643854A (en) Control system of received carrier detecting circuit
JPS5597782A (en) Solid-state pickup unit
JPS52127114A (en) Muting circuit
JPS5525245A (en) Color signal demodulator circuit
JPS524738A (en) Color demodulation circuit of secam- system color tv signal
JPS564977A (en) Facsimile signal processing circuit
JPS5215225A (en) Color demodulating circuit
JPS5248922A (en) Variable phase control circuit
JPS5254328A (en) Beam index-type color television receiver
JPS5211340A (en) Ignition time control device
JPS5366513A (en) Power system stabilization device
JPS5246701A (en) Stereo demodulation circuit
JPS5624876A (en) Binary-encoding method for facsimile signal or the like
JPS5275220A (en) Automatic frequency control circuit
JPS536534A (en) Color signal processos for common use in pal/secam
JPS5633765A (en) Absolute value circuit
JPS51130115A (en) Picture signal clamping circuit