JPS5465452A - Data process system containing false input/output device region - Google Patents

Data process system containing false input/output device region

Info

Publication number
JPS5465452A
JPS5465452A JP13198377A JP13198377A JPS5465452A JP S5465452 A JPS5465452 A JP S5465452A JP 13198377 A JP13198377 A JP 13198377A JP 13198377 A JP13198377 A JP 13198377A JP S5465452 A JPS5465452 A JP S5465452A
Authority
JP
Japan
Prior art keywords
job
output device
device region
memory unit
main memory
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP13198377A
Other languages
Japanese (ja)
Other versions
JPS5831015B2 (en
Inventor
Masaki Kamioka
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Priority to JP52131983A priority Critical patent/JPS5831015B2/en
Publication of JPS5465452A publication Critical patent/JPS5465452A/en
Publication of JPS5831015B2 publication Critical patent/JPS5831015B2/en
Expired legal-status Critical Current

Links

Abstract

PURPOSE: To increase the process speed greatly preparing the false input/output device region on the main memory unit and thus ensuring the utilization of part of the main memory unit like a so-called input/output device.
CONSTITUTION: False input/output device region 6 is provided on main memory unit 1 of CPU2. In the case of the on-line process, one process such as the banking process is divided into plural process jobs 4-1, 4-2, 4-3 ... as the work allotment, deposit, exchange and so on to be processed. Then a certain account (ledger file No.) is designated, and the diposite reguest is given. Thus, information 9 is given to job 4-1, and job 4-1 knows the state under "deposit process" to write information 9 into a block corresponding region 7 at region 6 where 9 is shifted to the deposit process job 4-2 with reference to job control word JCL5-1 and at the same time to inform so to job 4-2.
COPYRIGHT: (C)1979,JPO&Japio
JP52131983A 1977-11-02 1977-11-02 Data processing system with pseudo input/output device area Expired JPS5831015B2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP52131983A JPS5831015B2 (en) 1977-11-02 1977-11-02 Data processing system with pseudo input/output device area

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP52131983A JPS5831015B2 (en) 1977-11-02 1977-11-02 Data processing system with pseudo input/output device area

Publications (2)

Publication Number Publication Date
JPS5465452A true JPS5465452A (en) 1979-05-26
JPS5831015B2 JPS5831015B2 (en) 1983-07-02

Family

ID=15070800

Family Applications (1)

Application Number Title Priority Date Filing Date
JP52131983A Expired JPS5831015B2 (en) 1977-11-02 1977-11-02 Data processing system with pseudo input/output device area

Country Status (1)

Country Link
JP (1) JPS5831015B2 (en)

Families Citing this family (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS61195312U (en) * 1985-05-24 1986-12-05
WO1988004559A1 (en) * 1986-12-15 1988-06-30 Goldberg Edward M Apparatus and method for collecting body fluids
JPH059054Y2 (en) * 1987-12-15 1993-03-05

Also Published As

Publication number Publication date
JPS5831015B2 (en) 1983-07-02

Similar Documents

Publication Publication Date Title
ES8303743A1 (en) Data processing system for parallel processing.
ES8702010A1 (en) System for by-pass control in pipeline operation of computer.
JPS57164340A (en) Information processing method
JPS54127653A (en) Data processor
JPS5465452A (en) Data process system containing false input/output device region
JPS5764859A (en) Multi-processor system
JPS5412641A (en) Input method for computer numeral controller
JPS5487130A (en) Conventional register access system
JPS5635254A (en) Processor back-up system
JPS52139333A (en) Data input system for cash register
JPS52140243A (en) Information processing unit containing use
JPS55154660A (en) Table forming method by electronic computer
JPS5657111A (en) Sequence controller
JPS559283A (en) Interface circuit system for floppy disc for microcomputer
JPS5563423A (en) Data transfer system
JPS5489455A (en) Control system
JPS5285444A (en) Information processing system
JPS543437A (en) Cash memory control system
JPS54145447A (en) Input-output control system
JPS55157027A (en) Input and output transfer control unit
JPS5253639A (en) Data processing system
JPS5450239A (en) Data file swapping system
JPS5447545A (en) Multiple processor system
JPS54128636A (en) Cash memory control system
JPS5523571A (en) Error processing system of data processing unit