JPS54121624A - Memory unit - Google Patents
Memory unitInfo
- Publication number
- JPS54121624A JPS54121624A JP2868678A JP2868678A JPS54121624A JP S54121624 A JPS54121624 A JP S54121624A JP 2868678 A JP2868678 A JP 2868678A JP 2868678 A JP2868678 A JP 2868678A JP S54121624 A JPS54121624 A JP S54121624A
- Authority
- JP
- Japan
- Prior art keywords
- reading
- time
- output line
- start signal
- cycle
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Landscapes
- Techniques For Improving Reliability Of Storages (AREA)
Abstract
PURPOSE: To shorten the access time at the reading retrial time to reduce the increment of the process time of the logic unit and thus to avoid the lowering of performance by generating the start signal for re-execution of the reading cycle of the same address by the memory unit itself.
CONSTITUTION: With application of the start signal of the reading cycle to input line 30 from the logic unit, the reading data is sent out from output line 35 regardless of existence of the error. When the error of the data is detected by detector circuit 24, the data use inhibition signal for reading is transmitted from output line 36. At the same time, the restart signal is produced at restart signal generator circuit 29 and then delivered to output line 38 immediately after the end of the memory cycle which was started by the preceding start signal applied to input line 30. Thus the re-execution of reading can be given for the same address with no queuing time, preventing the lowering of performance at the reading retrial time.
COPYRIGHT: (C)1979,JPO&Japio
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2868678A JPS54121624A (en) | 1978-03-15 | 1978-03-15 | Memory unit |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2868678A JPS54121624A (en) | 1978-03-15 | 1978-03-15 | Memory unit |
Publications (1)
Publication Number | Publication Date |
---|---|
JPS54121624A true JPS54121624A (en) | 1979-09-20 |
Family
ID=12255361
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP2868678A Pending JPS54121624A (en) | 1978-03-15 | 1978-03-15 | Memory unit |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS54121624A (en) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2006336267A (en) * | 2005-06-01 | 2006-12-14 | Sugikou:Kk | Main rope post system |
-
1978
- 1978-03-15 JP JP2868678A patent/JPS54121624A/en active Pending
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2006336267A (en) * | 2005-06-01 | 2006-12-14 | Sugikou:Kk | Main rope post system |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
TW368656B (en) | Semiconductor memory device using asynchronous signal | |
JPS5690483A (en) | Address buffer circuit | |
JPS55105897A (en) | Memory device | |
JPS5464941A (en) | Weight generator circuit | |
JPS5580158A (en) | False fault generation control system | |
JPS54117640A (en) | Memory address designation system | |
JPS54121624A (en) | Memory unit | |
JPS57147193A (en) | Address buffer | |
JPS5553740A (en) | Velocity converting circuit between central processor and terminal unit | |
JPS5591017A (en) | Data input system for electronic device | |
JPS5544662A (en) | Input/output program control unit | |
JPS55417A (en) | Frequency comparator circuit | |
JPS5525820A (en) | Buffer memory device | |
JPS5518718A (en) | Interruption system for specific program | |
JPS5543662A (en) | Order re-execution information process system | |
JPS554611A (en) | System initialization system | |
JPS5451437A (en) | Instruction control system for multi-stage advance | |
JPS52156526A (en) | Controller of externally connected arithmetic circuit | |
JPS5518721A (en) | Miniature electronic computer | |
JPS5379329A (en) | Test method of memory circuit | |
JPS567152A (en) | Address stopping system for arithmetic process system | |
JPS5394142A (en) | Input/output control system | |
JPS53121533A (en) | Multiplier circuit system | |
JPS5561858A (en) | Central operation control unit | |
JPS5640938A (en) | Input/output control unit |