JPS5375832A - Basic circuit for programable cmos logic array - Google Patents
Basic circuit for programable cmos logic arrayInfo
- Publication number
- JPS5375832A JPS5375832A JP15150976A JP15150976A JPS5375832A JP S5375832 A JPS5375832 A JP S5375832A JP 15150976 A JP15150976 A JP 15150976A JP 15150976 A JP15150976 A JP 15150976A JP S5375832 A JPS5375832 A JP S5375832A
- Authority
- JP
- Japan
- Prior art keywords
- programable
- basic circuit
- logic array
- cmos logic
- cutting
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
- H03K19/02—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components
- H03K19/173—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using elementary logic circuits as components
- H03K19/177—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using elementary logic circuits as components arranged in matrix form
- H03K19/17704—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using elementary logic circuits as components arranged in matrix form the logic functions being realised by the interconnection of rows and columns
- H03K19/17708—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using elementary logic circuits as components arranged in matrix form the logic functions being realised by the interconnection of rows and columns using an AND matrix followed by an OR matrix, i.e. programmable logic arrays
Landscapes
- Physics & Mathematics (AREA)
- Mathematical Physics (AREA)
- Logic Circuits (AREA)
- Engineering & Computer Science (AREA)
- Computer Hardware Design (AREA)
- Computing Systems (AREA)
- General Engineering & Computer Science (AREA)
Abstract
PURPOSE:To reduce the power consumption by connecting each switching gate on a switchable way to the corresponding input signal line and cutting off the connection properly in order to obtain the necessary logic structure.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP51151509A JPS6057732B2 (en) | 1976-12-17 | 1976-12-17 | programmable CMOS logic array |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP51151509A JPS6057732B2 (en) | 1976-12-17 | 1976-12-17 | programmable CMOS logic array |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS5375832A true JPS5375832A (en) | 1978-07-05 |
JPS6057732B2 JPS6057732B2 (en) | 1985-12-17 |
Family
ID=15520055
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP51151509A Expired JPS6057732B2 (en) | 1976-12-17 | 1976-12-17 | programmable CMOS logic array |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS6057732B2 (en) |
Cited By (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS6348013A (en) * | 1986-08-13 | 1988-02-29 | インターナシヨナル・ビジネス・マシーンズ・コーポレーシヨン | Programmable logic array |
US4769562A (en) * | 1986-08-04 | 1988-09-06 | Cselt - Centro Studi E Laboratori Telecommuniazioni S.P.A. | Dynamic programmable logic arrays with NOR-NOR structure implemented in C-MOS technology |
US5053648A (en) * | 1989-11-15 | 1991-10-01 | U.S. Philips Corporation | Master slice cmos array having complementary columns |
JPH04211147A (en) * | 1990-02-26 | 1992-08-03 | Nec Corp | Dynamic logic circuit |
-
1976
- 1976-12-17 JP JP51151509A patent/JPS6057732B2/en not_active Expired
Cited By (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4769562A (en) * | 1986-08-04 | 1988-09-06 | Cselt - Centro Studi E Laboratori Telecommuniazioni S.P.A. | Dynamic programmable logic arrays with NOR-NOR structure implemented in C-MOS technology |
JPS6348013A (en) * | 1986-08-13 | 1988-02-29 | インターナシヨナル・ビジネス・マシーンズ・コーポレーシヨン | Programmable logic array |
US5053648A (en) * | 1989-11-15 | 1991-10-01 | U.S. Philips Corporation | Master slice cmos array having complementary columns |
JPH04211147A (en) * | 1990-02-26 | 1992-08-03 | Nec Corp | Dynamic logic circuit |
Also Published As
Publication number | Publication date |
---|---|
JPS6057732B2 (en) | 1985-12-17 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JPS5325324A (en) | Address selection system | |
JPS5290201A (en) | Input circuit | |
JPS5375832A (en) | Basic circuit for programable cmos logic array | |
JPS52153651A (en) | Gain changing circuit | |
JPS5434726A (en) | Mis-type semiconductor memory unit | |
JPS5394140A (en) | Memory integrated circuit | |
JPS5299031A (en) | Three value input detecting circuit | |
JPS5271141A (en) | Word line driving circuit | |
JPS5299791A (en) | Intergrated circuit | |
JPS5368047A (en) | Input signal buffer circuit | |
JPS5346244A (en) | Circuit system realizing finite automaton by using pla | |
JPS536557A (en) | Logic circuit | |
JPS52125244A (en) | Memory circuit | |
JPS5616225A (en) | Input selection circuit for microcomputer | |
JPS53138267A (en) | Output driver circuit | |
JPS5360555A (en) | Mos-type integrated circuit device | |
JPS5378134A (en) | Output coupling system for logic circuit | |
JPS5317004A (en) | Exchange system | |
JPS51120141A (en) | Memory circuit | |
JPS5379339A (en) | Basic circuit of progammable cmos logical array | |
JPS5429531A (en) | Sense circuit for cmos static random access memory | |
JPS5423454A (en) | Aplifier and oscillator using that oscillator | |
JPS5360133A (en) | Programable logic array | |
JPS5422736A (en) | Logic circuit | |
JPS52124803A (en) | Signal send/receiving |