JPS5249709A - System for controlling error and phase of interconnection arq circuit - Google Patents
System for controlling error and phase of interconnection arq circuitInfo
- Publication number
- JPS5249709A JPS5249709A JP51123960A JP12396076A JPS5249709A JP S5249709 A JPS5249709 A JP S5249709A JP 51123960 A JP51123960 A JP 51123960A JP 12396076 A JP12396076 A JP 12396076A JP S5249709 A JPS5249709 A JP S5249709A
- Authority
- JP
- Japan
- Prior art keywords
- interconnection
- phase
- controlling error
- arq
- circuit
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
-
- G—PHYSICS
- G08—SIGNALLING
- G08C—TRANSMISSION SYSTEMS FOR MEASURED VALUES, CONTROL OR SIMILAR SIGNALS
- G08C25/00—Arrangements for preventing or correcting errors; Monitoring arrangements
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04B—TRANSMISSION
- H04B1/00—Details of transmission systems, not covered by a single one of groups H04B3/00 - H04B13/00; Details of transmission systems not characterised by the medium used for transmission
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L1/00—Arrangements for detecting or preventing errors in the information received
- H04L1/12—Arrangements for detecting or preventing errors in the information received by using return channel
- H04L1/16—Arrangements for detecting or preventing errors in the information received by using return channel in which the return channel carries supervisory signals, e.g. repetition request signals
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L1/00—Arrangements for detecting or preventing errors in the information received
- H04L1/12—Arrangements for detecting or preventing errors in the information received by using return channel
- H04L1/16—Arrangements for detecting or preventing errors in the information received by using return channel in which the return channel carries supervisory signals, e.g. repetition request signals
- H04L1/18—Automatic repetition systems, e.g. Van Duuren systems
Landscapes
- Engineering & Computer Science (AREA)
- Computer Networks & Wireless Communication (AREA)
- Signal Processing (AREA)
- Physics & Mathematics (AREA)
- General Physics & Mathematics (AREA)
- Theoretical Computer Science (AREA)
- Quality & Reliability (AREA)
- General Engineering & Computer Science (AREA)
- Detection And Prevention Of Errors In Transmission (AREA)
- Synchronisation In Digital Transmission Systems (AREA)
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| NLAANVRAGE7512209,A NL179777C (nl) | 1975-10-17 | 1975-10-17 | Transmissiestelsel met een transmissieweg die uit een aantal opeenvolgende arq-ketens is opgebouwd. |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS5249709A true JPS5249709A (en) | 1977-04-21 |
| JPS5543659B2 JPS5543659B2 (enExample) | 1980-11-07 |
Family
ID=19824689
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP51123960A Granted JPS5249709A (en) | 1975-10-17 | 1976-10-18 | System for controlling error and phase of interconnection arq circuit |
Country Status (9)
| Country | Link |
|---|---|
| US (1) | US4092630A (enExample) |
| JP (1) | JPS5249709A (enExample) |
| AU (1) | AU499448B2 (enExample) |
| BE (1) | BE847297A (enExample) |
| CH (1) | CH612051A5 (enExample) |
| DE (1) | DE2645929C3 (enExample) |
| FR (1) | FR2328332A1 (enExample) |
| GB (1) | GB1539589A (enExample) |
| NL (1) | NL179777C (enExample) |
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS5840943A (ja) * | 1981-09-03 | 1983-03-10 | Fujitsu Ltd | 紛失デ−タの誤り回復方式 |
Families Citing this family (6)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US4661980A (en) * | 1982-06-25 | 1987-04-28 | The United States Of America As Represented By The Secretary Of The Navy | Intercept resistant data transmission system |
| GB2180127B (en) * | 1985-09-04 | 1989-08-23 | Philips Electronic Associated | Method of data communication |
| US4862461A (en) * | 1987-01-12 | 1989-08-29 | International Business Machines Corp. | Packet switch network protocol |
| JP2576780B2 (ja) * | 1993-12-17 | 1997-01-29 | 日本電気株式会社 | プロトコル終端方式 |
| EP1910824A4 (en) | 2005-05-31 | 2012-11-21 | Labnow Inc | METHOD AND COMPOSITIONS RELATED TO THE PREPARATION AND USE OF A WHITE BLOOD IMAGE |
| EP1899450A4 (en) * | 2005-06-24 | 2010-03-24 | Univ Texas | SYSTEMS AND METHODS INCLUDING INCLUDED CASSETTES WITH DEFINITION SYSTEMS AND LIQUIDITY SUPPLY SYSTEMS |
Family Cites Families (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| FR2031960A5 (enExample) * | 1969-02-14 | 1970-11-20 | Labo Cent Telecommunicat | |
| DE2246826B2 (de) * | 1972-09-23 | 1974-08-08 | Licentia Patent-Verwaltungs-Gmbh, 6000 Frankfurt | System zur gesicherten blockweisen Übertragung von binär codierten Daten |
| US3956589A (en) * | 1973-11-26 | 1976-05-11 | Paradyne Corporation | Data telecommunication system |
-
1975
- 1975-10-17 NL NLAANVRAGE7512209,A patent/NL179777C/xx not_active IP Right Cessation
-
1976
- 1976-10-11 CH CH1283876A patent/CH612051A5/xx not_active IP Right Cessation
- 1976-10-12 DE DE2645929A patent/DE2645929C3/de not_active Expired
- 1976-10-13 GB GB42444/76A patent/GB1539589A/en not_active Expired
- 1976-10-14 BE BE7000907A patent/BE847297A/xx not_active IP Right Cessation
- 1976-10-15 AU AU18744/76A patent/AU499448B2/en not_active Expired
- 1976-10-15 FR FR7631162A patent/FR2328332A1/fr active Granted
- 1976-10-15 US US05/732,995 patent/US4092630A/en not_active Expired - Lifetime
- 1976-10-18 JP JP51123960A patent/JPS5249709A/ja active Granted
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS5840943A (ja) * | 1981-09-03 | 1983-03-10 | Fujitsu Ltd | 紛失デ−タの誤り回復方式 |
Also Published As
| Publication number | Publication date |
|---|---|
| US4092630A (en) | 1978-05-30 |
| AU1874476A (en) | 1978-04-20 |
| NL179777C (nl) | 1986-11-03 |
| GB1539589A (en) | 1979-01-31 |
| BE847297A (nl) | 1977-01-31 |
| AU499448B2 (en) | 1979-04-12 |
| JPS5543659B2 (enExample) | 1980-11-07 |
| FR2328332A1 (fr) | 1977-05-13 |
| DE2645929C3 (de) | 1978-10-26 |
| NL179777B (nl) | 1986-06-02 |
| DE2645929A1 (de) | 1977-04-21 |
| CH612051A5 (enExample) | 1979-06-29 |
| FR2328332B1 (enExample) | 1981-06-19 |
| NL7512209A (nl) | 1977-04-19 |
| DE2645929B2 (de) | 1978-02-16 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JPS5284644A (en) | Electronic course controlling system | |
| JPS51121334A (en) | Method of and circuit for fixing control for duplicator | |
| JPS51113447A (en) | Phase locked loop circuit | |
| JPS524154A (en) | Phase control device | |
| ZA767602B (en) | Phase control circuit | |
| JPS5217651A (en) | Control circuit disposition | |
| JPS52116822A (en) | Frequency control system for chopper circuit | |
| CA1022241A (en) | Fail-safe opto-electronic phase inverting circuits | |
| GB1556457A (en) | Control circuits for servo devices | |
| AU506973B2 (en) | Starting circuit for inverter | |
| JPS5279856A (en) | Phase synchronizier | |
| JPS5249709A (en) | System for controlling error and phase of interconnection arq circuit | |
| JPS5255310A (en) | Phase control circuit | |
| IL50617A0 (en) | Phase regulating circuits | |
| AU506625B2 (en) | Phase locked loop circuit | |
| JPS5341934A (en) | Circuit for controlling position of type support | |
| JPS5256319A (en) | Single phase series motor circuit | |
| JPS522510A (en) | Error signal circuit | |
| GB1544435A (en) | Phase comparator circuits | |
| HK18881A (en) | Phase control apparatus | |
| JPS53128941A (en) | Circuit for controlling phase | |
| JPS5266926A (en) | Circuit for controlling inverter | |
| GB1549442A (en) | Electronic system for photographic devices | |
| JPS5262478A (en) | Time adjusting system for electronic clock | |
| JPS5210515A (en) | Three phase inverter |