JPS523347A - Refresh control system in memory - Google Patents
Refresh control system in memoryInfo
- Publication number
- JPS523347A JPS523347A JP50079045A JP7904575A JPS523347A JP S523347 A JPS523347 A JP S523347A JP 50079045 A JP50079045 A JP 50079045A JP 7904575 A JP7904575 A JP 7904575A JP S523347 A JPS523347 A JP S523347A
- Authority
- JP
- Japan
- Prior art keywords
- control system
- refresh control
- memory
- type memory
- dynamic type
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Classifications
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
- G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
- G11C11/34—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
- G11C11/40—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
- G11C11/401—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming cells needing refreshing or charge regeneration, i.e. dynamic cells
- G11C11/406—Management or control of the refreshing or charge-regeneration cycles
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Computer Hardware Design (AREA)
- Debugging And Monitoring (AREA)
- Techniques For Improving Reliability Of Storages (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP50079045A JPS523347A (en) | 1975-06-24 | 1975-06-24 | Refresh control system in memory |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP50079045A JPS523347A (en) | 1975-06-24 | 1975-06-24 | Refresh control system in memory |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS523347A true JPS523347A (en) | 1977-01-11 |
| JPS5518991B2 JPS5518991B2 (en:Method) | 1980-05-22 |
Family
ID=13678923
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP50079045A Granted JPS523347A (en) | 1975-06-24 | 1975-06-24 | Refresh control system in memory |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS523347A (en:Method) |
Cited By (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| EP0022819A4 (en) * | 1979-01-08 | 1982-07-12 | Ncr Corp | CONTROL CIRCUIT FOR REGENERATING A DYNAMIC MEMORY. |
| JPH02132697A (ja) * | 1988-11-11 | 1990-05-22 | Matsushita Electric Ind Co Ltd | ダイナミックランダムアクセスメモリのリフレッシュ受け渡し方法 |
| JP2007035039A (ja) * | 2005-07-25 | 2007-02-08 | Samsung Electronics Co Ltd | マルチポートdramでのリフレッシュ制御方法及び該方法を利用するマルチポートメモリシステム |
-
1975
- 1975-06-24 JP JP50079045A patent/JPS523347A/ja active Granted
Cited By (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| EP0022819A4 (en) * | 1979-01-08 | 1982-07-12 | Ncr Corp | CONTROL CIRCUIT FOR REGENERATING A DYNAMIC MEMORY. |
| JPH02132697A (ja) * | 1988-11-11 | 1990-05-22 | Matsushita Electric Ind Co Ltd | ダイナミックランダムアクセスメモリのリフレッシュ受け渡し方法 |
| JP2007035039A (ja) * | 2005-07-25 | 2007-02-08 | Samsung Electronics Co Ltd | マルチポートdramでのリフレッシュ制御方法及び該方法を利用するマルチポートメモリシステム |
| US8122188B2 (en) | 2005-07-25 | 2012-02-21 | Samsung Electronics Co., Ltd. | Method of controlling refresh operation in multi-port DRAM and a memory system using the method |
Also Published As
| Publication number | Publication date |
|---|---|
| JPS5518991B2 (en:Method) | 1980-05-22 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CA954231A (en) | Memory control in a multiprocessing system utilizing a broadcast | |
| CA1028061A (en) | Memory accessing system | |
| CA1005910A (en) | Recirculation mode analog bucket-brigade memory system | |
| CA961522A (en) | Control system and cushion mount for bowling machines | |
| CA1001315A (en) | Memory access device | |
| CA932845A (en) | Numerical control system using position number generator | |
| JPS523347A (en) | Refresh control system in memory | |
| CA946666A (en) | Hologram memory | |
| JPS5334429A (en) | Memory control system | |
| CA951412A (en) | Stored program numerical control system | |
| KR780000459B1 (en) | Transistor semiconuctor memory system | |
| CA922559A (en) | Hologram memory | |
| CA988609A (en) | Binary converted memory output for engine control system | |
| CA988608A (en) | Memory regulated control system for engines | |
| JPS5255834A (en) | Memory control system | |
| JPS5384631A (en) | Address assigning system of memory unit | |
| JPS523346A (en) | Memory control system | |
| JPS5374846A (en) | Memory control circuit | |
| CA897800A (en) | Position memory system | |
| JPS53101237A (en) | Refresh control system | |
| CA989520A (en) | Memory access control circuit | |
| CA915310A (en) | Memory system | |
| JPS52149443A (en) | System for reading refresh memory | |
| CA909953A (en) | Error control for memory | |
| CA980009A (en) | Direct access memory control system |