JPS50133061U - - Google Patents

Info

Publication number
JPS50133061U
JPS50133061U JP4398074U JP4398074U JPS50133061U JP S50133061 U JPS50133061 U JP S50133061U JP 4398074 U JP4398074 U JP 4398074U JP 4398074 U JP4398074 U JP 4398074U JP S50133061 U JPS50133061 U JP S50133061U
Authority
JP
Japan
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP4398074U
Other languages
Japanese (ja)
Other versions
JPS5716386Y2 (en:Method
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed filed Critical
Priority to JP1974043980U priority Critical patent/JPS5716386Y2/ja
Publication of JPS50133061U publication Critical patent/JPS50133061U/ja
Application granted granted Critical
Publication of JPS5716386Y2 publication Critical patent/JPS5716386Y2/ja
Expired legal-status Critical Current

Links

Landscapes

  • Structures Or Materials For Encapsulating Or Coating Semiconductor Devices Or Solid State Devices (AREA)
  • Structures For Mounting Electric Components On Printed Circuit Boards (AREA)
JP1974043980U 1974-04-18 1974-04-18 Expired JPS5716386Y2 (en:Method)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP1974043980U JPS5716386Y2 (en:Method) 1974-04-18 1974-04-18

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP1974043980U JPS5716386Y2 (en:Method) 1974-04-18 1974-04-18

Publications (2)

Publication Number Publication Date
JPS50133061U true JPS50133061U (en:Method) 1975-11-01
JPS5716386Y2 JPS5716386Y2 (en:Method) 1982-04-06

Family

ID=28176074

Family Applications (1)

Application Number Title Priority Date Filing Date
JP1974043980U Expired JPS5716386Y2 (en:Method) 1974-04-18 1974-04-18

Country Status (1)

Country Link
JP (1) JPS5716386Y2 (en:Method)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS55139688A (en) * 1979-04-16 1980-10-31 Hitachi Ltd Packaging method for magnetic bubble memory chip using tape carrier
JPS5754356A (en:Method) * 1980-08-05 1982-03-31 Gao Ges Automation Org

Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS4933569A (en:Method) * 1972-07-26 1974-03-28

Patent Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS4933569A (en:Method) * 1972-07-26 1974-03-28

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS55139688A (en) * 1979-04-16 1980-10-31 Hitachi Ltd Packaging method for magnetic bubble memory chip using tape carrier
JPS5754356A (en:Method) * 1980-08-05 1982-03-31 Gao Ges Automation Org
JPH05270183A (ja) * 1980-08-05 1993-10-19 Gao Ges Autom Org Mbh Icモジュール用支持体

Also Published As

Publication number Publication date
JPS5716386Y2 (en:Method) 1982-04-06

Similar Documents

Publication Publication Date Title
FI751976A7 (en:Method)
DK674474A (en:Method)
FI753160A7 (en:Method)
DK24175A (en:Method)
DE2548272C3 (en:Method)
DK79575A (en:Method)
DK280475A (en:Method)
DK583474A (en:Method)
FI753393A7 (en:Method)
DK140533C (en:Method)
FI750683A7 (en:Method)
DK144475A (en:Method)
DK138631A (en:Method)
FI751012A7 (en:Method)
JPS50133061U (en:Method)
DK11275A (en:Method)
FI751053A7 (en:Method)
DE2442708A1 (en:Method)
CS164715B1 (en:Method)
CS164744B1 (en:Method)
CS169534B1 (en:Method)
CS170746B1 (en:Method)
CS171520B1 (en:Method)
FI751004A7 (en:Method)
CS176607B3 (en:Method)