JPH11288376A - キャッシュにおけるコ―ド変換方法 - Google Patents
キャッシュにおけるコ―ド変換方法Info
- Publication number
- JPH11288376A JPH11288376A JP11000862A JP86299A JPH11288376A JP H11288376 A JPH11288376 A JP H11288376A JP 11000862 A JP11000862 A JP 11000862A JP 86299 A JP86299 A JP 86299A JP H11288376 A JPH11288376 A JP H11288376A
- Authority
- JP
- Japan
- Prior art keywords
- code
- cache
- chunk
- pointers
- chunks
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Withdrawn
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/44—Arrangements for executing specific programs
- G06F9/455—Emulation; Interpretation; Software simulation, e.g. virtualisation or emulation of application or operating system execution engines
- G06F9/45504—Abstract machines for programme code execution, e.g. Java virtual machine [JVM], interpreters, emulators
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F12/00—Accessing, addressing or allocating within memory systems or architectures
- G06F12/02—Addressing or allocation; Relocation
- G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
- G06F12/0802—Addressing of a memory level in which the access to the desired data or data block requires associative addressing means, e.g. caches
- G06F12/0875—Addressing of a memory level in which the access to the desired data or data block requires associative addressing means, e.g. caches with dedicated cache, e.g. instruction or stack
Landscapes
- Engineering & Computer Science (AREA)
- Software Systems (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Memory System Of A Hierarchy Structure (AREA)
- Devices For Executing Special Programs (AREA)
Applications Claiming Priority (2)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| US003,568 | 1998-01-06 | ||
| US09/003,568 US6112280A (en) | 1998-01-06 | 1998-01-06 | Method and apparatus for distinct instruction pointer storage in a partitioned cache memory |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPH11288376A true JPH11288376A (ja) | 1999-10-19 |
| JPH11288376A5 JPH11288376A5 (enExample) | 2006-03-23 |
Family
ID=21706488
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP11000862A Withdrawn JPH11288376A (ja) | 1998-01-06 | 1999-01-06 | キャッシュにおけるコ―ド変換方法 |
Country Status (3)
| Country | Link |
|---|---|
| US (1) | US6112280A (enExample) |
| EP (1) | EP0930572A3 (enExample) |
| JP (1) | JPH11288376A (enExample) |
Cited By (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| KR19990083691A (ko) * | 1999-05-28 | 1999-12-06 | 김원선 | 전극봉식가습제어를포함한항온항습기제어용마이컴컨트롤러 |
| JP2007531075A (ja) * | 2003-07-15 | 2007-11-01 | トランジティブ リミテッド | プログラム・コードを変換するための共用コード・キャッシングの方法および装置 |
Families Citing this family (23)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US6349363B2 (en) * | 1998-12-08 | 2002-02-19 | Intel Corporation | Multi-section cache with different attributes for each section |
| GB2348305A (en) | 1999-03-24 | 2000-09-27 | Int Computers Ltd | Instruction execution mechanism |
| US6493800B1 (en) * | 1999-03-31 | 2002-12-10 | International Business Machines Corporation | Method and system for dynamically partitioning a shared cache |
| US6591361B1 (en) | 1999-12-28 | 2003-07-08 | International Business Machines Corporation | Method and apparatus for converting data into different ordinal types |
| US6859862B1 (en) | 2000-04-07 | 2005-02-22 | Nintendo Co., Ltd. | Method and apparatus for software management of on-chip cache |
| US20030009750A1 (en) * | 2001-07-09 | 2003-01-09 | Robert Hundt | Optimizing an executable computer program having linkage functions |
| US7904897B2 (en) * | 2002-08-08 | 2011-03-08 | Rudelic John C | Executing applications from a semiconductor nonvolatile memory |
| GB2393274B (en) * | 2002-09-20 | 2006-03-15 | Advanced Risc Mach Ltd | Data processing system having an external instruction set and an internal instruction set |
| US7124262B2 (en) * | 2002-11-20 | 2006-10-17 | Intel Corporation | Selectivity pipelining and prefetching memory data |
| US7117306B2 (en) | 2002-12-19 | 2006-10-03 | Intel Corporation | Mitigating access penalty of a semiconductor nonvolatile memory |
| US6781912B2 (en) * | 2002-12-31 | 2004-08-24 | Intel Corporation | Providing protection against transistor junction breakdowns from supply voltage |
| US7103723B2 (en) * | 2003-02-25 | 2006-09-05 | Intel Corporation | Priority-based code cache management |
| GB0316532D0 (en) * | 2003-07-15 | 2003-08-20 | Transitive Ltd | Method and apparatus for partitioning code in program code conversion |
| US7930486B2 (en) * | 2007-04-30 | 2011-04-19 | Hewlett-Packard Development Company, L.P. | Cache chunked list concrete data type |
| US9807468B2 (en) * | 2009-06-16 | 2017-10-31 | Microsoft Technology Licensing, Llc | Byte range caching |
| US8516230B2 (en) * | 2009-12-29 | 2013-08-20 | International Business Machines Corporation | SPE software instruction cache |
| US8631225B2 (en) | 2010-06-25 | 2014-01-14 | International Business Machines Corporation | Dynamically rewriting branch instructions to directly target an instruction cache location |
| US20110320786A1 (en) | 2010-06-25 | 2011-12-29 | International Business Machines Corporation | Dynamically Rewriting Branch Instructions in Response to Cache Line Eviction |
| US9459851B2 (en) | 2010-06-25 | 2016-10-04 | International Business Machines Corporation | Arranging binary code based on call graph partitioning |
| US8522225B2 (en) | 2010-06-25 | 2013-08-27 | International Business Machines Corporation | Rewriting branch instructions using branch stubs |
| US20130140807A1 (en) * | 2011-12-06 | 2013-06-06 | Gerald Milroy Van Dusen | Clamp with spring loaded bolt to repair broken exhaust manifold flange bolts |
| CN103150197B (zh) * | 2013-02-07 | 2016-01-20 | 浙江大学 | 基于静态划分的代码Cache管理方法 |
| CN114817090B (zh) * | 2022-06-09 | 2023-06-02 | 远峰科技股份有限公司 | 低ram消耗mcu通信管理方法及系统 |
Family Cites Families (7)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US4382278A (en) * | 1980-06-05 | 1983-05-03 | Texas Instruments Incorporated | Hierarchial memory system with microcommand memory and pointer register mapping virtual CPU registers in workspace cache #4 and main memory cache |
| US5420993A (en) * | 1991-06-13 | 1995-05-30 | Unisys Corporation | Extended address translation system for pointer updating in paged memory systems |
| DE9212788U1 (de) * | 1992-09-23 | 1992-11-05 | Nordischer Maschinenbau Rud. Baader GmbH + Co KG, 2400 Lübeck | Fischbearbeitungsmaschine |
| US5404500A (en) * | 1992-12-17 | 1995-04-04 | International Business Machines Corporation | Storage control system with improved system and technique for destaging data from nonvolatile memory |
| US5560013A (en) * | 1994-12-06 | 1996-09-24 | International Business Machines Corporation | Method of using a target processor to execute programs of a source architecture that uses multiple address spaces |
| US5619665A (en) * | 1995-04-13 | 1997-04-08 | Intrnational Business Machines Corporation | Method and apparatus for the transparent emulation of an existing instruction-set architecture by an arbitrary underlying instruction-set architecture |
| US5870576A (en) * | 1996-12-16 | 1999-02-09 | Hewlett-Packard Company | Method and apparatus for storing and expanding variable-length program instructions upon detection of a miss condition within an instruction cache containing pointers to compressed instructions for wide instruction word processor architectures |
-
1998
- 1998-01-06 US US09/003,568 patent/US6112280A/en not_active Expired - Lifetime
-
1999
- 1999-01-06 JP JP11000862A patent/JPH11288376A/ja not_active Withdrawn
- 1999-01-06 EP EP99300069A patent/EP0930572A3/en not_active Withdrawn
Cited By (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| KR19990083691A (ko) * | 1999-05-28 | 1999-12-06 | 김원선 | 전극봉식가습제어를포함한항온항습기제어용마이컴컨트롤러 |
| JP2007531075A (ja) * | 2003-07-15 | 2007-11-01 | トランジティブ リミテッド | プログラム・コードを変換するための共用コード・キャッシングの方法および装置 |
Also Published As
| Publication number | Publication date |
|---|---|
| EP0930572A3 (en) | 2000-10-18 |
| US6112280A (en) | 2000-08-29 |
| EP0930572A2 (en) | 1999-07-21 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JPH11288376A (ja) | キャッシュにおけるコ―ド変換方法 | |
| TWI377502B (en) | Method and apparatus for performing interpreter optimizations during program code conversion | |
| US4951195A (en) | Condition code graph analysis for simulating a CPU processor | |
| CN111399990B (zh) | 解释执行智能合约指令的方法及装置 | |
| US5167023A (en) | Translating a dynamic transfer control instruction address in a simulated CPU processor | |
| RU2263949C2 (ru) | Перезапускаемые транслированные команды | |
| KR100890244B1 (ko) | 레지스터에의 스택 오퍼랜드의 저장 | |
| US8578351B2 (en) | Hybrid mechanism for more efficient emulation and method therefor | |
| US8621443B2 (en) | Processor emulation using speculative forward translation | |
| US7725885B1 (en) | Method and apparatus for trace based adaptive run time compiler | |
| JPH11338738A (ja) | ソフトウェアのエミュレ―ションおよび変換方法 | |
| US20030093649A1 (en) | Flexible caching of translated code under emulation | |
| CN100458687C (zh) | 用于程序代码转换的共享代码缓存方法及设备 | |
| JPH04225431A (ja) | 命令キャッシュ効率を増大するコンピュータ命令をコンパイルする方法 | |
| KR970703561A (ko) | 초장 명령어 워드 프로그램의 오브젝트-코드 호환가능 표현(Object-Code Com-patible Representation of Very Long Instruction Word Programs) | |
| EP1649360A2 (en) | Shared code caching method and apparatus for program code conversion | |
| JP5182814B2 (ja) | プログラムコード変換中の実行制御 | |
| JP2002502516A (ja) | 変換後命令を使用する選択的エミュレーションインタープリテーション | |
| US20170075667A1 (en) | Selective Compiling Method, Device, and Corresponding Computer Program Product | |
| US20080301653A1 (en) | Method and apparatus for increasing task-execution speed | |
| JP2002366367A (ja) | プログラム命令解釈 | |
| US20030086620A1 (en) | System and method for split-stream dictionary program compression and just-in-time translation | |
| US8510529B2 (en) | Method for generating program and method for operating system | |
| EP0327198B1 (en) | Processor simulation | |
| KR101244063B1 (ko) | 프로그램 코드 변환시의 실행 제어 |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| RD02 | Notification of acceptance of power of attorney |
Free format text: JAPANESE INTERMEDIATE CODE: A7422 Effective date: 20051114 |
|
| RD04 | Notification of resignation of power of attorney |
Free format text: JAPANESE INTERMEDIATE CODE: A7424 Effective date: 20051114 |
|
| A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20051207 |
|
| A621 | Written request for application examination |
Free format text: JAPANESE INTERMEDIATE CODE: A621 Effective date: 20051207 |
|
| A761 | Written withdrawal of application |
Free format text: JAPANESE INTERMEDIATE CODE: A761 Effective date: 20060316 |