JPH11135701A - Lead frame - Google Patents

Lead frame

Info

Publication number
JPH11135701A
JPH11135701A JP30107697A JP30107697A JPH11135701A JP H11135701 A JPH11135701 A JP H11135701A JP 30107697 A JP30107697 A JP 30107697A JP 30107697 A JP30107697 A JP 30107697A JP H11135701 A JPH11135701 A JP H11135701A
Authority
JP
Japan
Prior art keywords
layer
lead frame
alloy
pin holes
corrosion resistance
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP30107697A
Other languages
Japanese (ja)
Inventor
Masato Nishimura
真人 西村
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Daido Steel Co Ltd
Original Assignee
Daido Steel Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Daido Steel Co Ltd filed Critical Daido Steel Co Ltd
Priority to JP30107697A priority Critical patent/JPH11135701A/en
Publication of JPH11135701A publication Critical patent/JPH11135701A/en
Pending legal-status Critical Current

Links

Landscapes

  • Lead Frames For Integrated Circuits (AREA)

Abstract

PROBLEM TO BE SOLVED: To obtain corrosion resistance that is more superior that conventional one by a coating of a PdNi alloy that is thinner than the conventional, in a lead frame of an IC package or the like. SOLUTION: When the thickness of one electroplated layer of a palladium- nickel alloy is set to 0.02 μm or more and a plurality of the electroplated layers are laminated on the surface of a lead frame, pin holes a lower layer (base material side) is covered with an upper layer, pin holes of the upper layer is obstructed by the lower layer even when the pin holes are generated on the upper layer, thus preventing the pin holes of the upper layer from reaching the base material. More specifically, since almost no pin holes occar that reach base material from a surface layer by laminating the electroplated layer, corrosion resistance is very much improved.

Description

【発明の詳細な説明】DETAILED DESCRIPTION OF THE INVENTION

【0001】[0001]

【発明の属する技術分野】本発明は、リードフレームの
技術分野に属し、詳しくはその表面の皮膜処理に関す
る。
BACKGROUND OF THE INVENTION 1. Field of the Invention The present invention belongs to the technical field of a lead frame, and more particularly, to a film treatment of a surface thereof.

【0002】[0002]

【従来の技術】IC等のパッケージは、パッケージの内
部から外部に至るリードフレームを介してプリント基板
等に実装されていた。リードフレームとしては、42%
程度のニッケルを含有するFe−Ni系合金が使用され
ていた。また、リードフレームの表面には、ワイヤボン
ディング時のボンディング性を向上させたり、実装時の
はんだ付け性を向上させる目的で金属(あるいは合金)
の皮膜が設けられていた。
2. Description of the Related Art A package such as an IC has been mounted on a printed circuit board or the like via a lead frame extending from the inside of the package to the outside. 42% for lead frame
Fe-Ni-based alloys containing about nickel have been used. In addition, metal (or alloy) is used on the surface of the lead frame for the purpose of improving the bonding property during wire bonding and the soldering property during mounting.
Film was provided.

【0003】[0003]

【発明が解決しようとする課題】そうした皮膜の中でも
パラジウム−ニッケル系合金(以下、PdNi合金とも
いう)はリードフレームの耐食性の向上に効果がある。
パラジウムは、例えば金に比べれば安いが銀よりは高
く、なるべく少量で高い耐食性を得ることが求められて
いる。
Among such films, a palladium-nickel alloy (hereinafter also referred to as a PdNi alloy) is effective in improving the corrosion resistance of the lead frame.
Palladium is cheaper than gold, for example, but higher than silver, and is required to have high corrosion resistance with as little as possible.

【0004】しかしながら、PdNi合金の皮膜の厚み
が0.3μmを下回るとピンホールが多くなって耐食性
が低下してしまうため、一層の薄膜化すなわちパラジウ
ムの使用量の低減が難しかった。なお、無電解めっきに
てパラジウムまたはその合金の下地層を形成し、その上
に電気めっきにてパラジウムまたはその合金の表面層を
形成することで、表面層のクラックが素地まで達するの
を防止する技術(特開平9−45135号公報)がある
が、皮膜の薄膜化という点ではいまだ不十分であった。
However, if the thickness of the PdNi alloy film is less than 0.3 μm, the number of pinholes increases and the corrosion resistance is reduced, so that it is difficult to further reduce the film thickness, that is, to reduce the amount of palladium used. In addition, by forming a base layer of palladium or its alloy by electroless plating and forming a surface layer of palladium or its alloy by electroplating thereon, it is possible to prevent the cracks of the surface layer from reaching the substrate. There is a technique (Japanese Patent Application Laid-Open No. 9-45135), but it is still insufficient in terms of thinning the film.

【0005】本発明は、リードフレームにおいて、従来
よりも薄いPdNi合金の皮膜にて従来以上の耐食性を
得ることを目的としている。
An object of the present invention is to provide a lead frame with a thinner coating of a PdNi alloy than in the prior art to obtain more corrosion resistance than in the past.

【0006】[0006]

【課題を解決するための手段】上記課題を解決するため
の請求項1記載のリードフレームは、リードフレームの
表面にパラジウム−ニッケル系合金の電気めっき層を、
1層の厚さを0.02μm以上として複数積層したこと
を特徴とする。
According to a first aspect of the present invention, there is provided a lead frame, comprising: a palladium-nickel-based alloy electroplating layer on a surface of the lead frame;
It is characterized in that a plurality of layers are stacked with the thickness of one layer being 0.02 μm or more.

【0007】請求項2記載のリードフレームは、請求項
1記載のリードフレームにおいて、下層の電気めっき層
ほどパラジウムの含有率を少なくしたことを特徴とす
る。
According to a second aspect of the present invention, there is provided the lead frame according to the first aspect, wherein the lower the electroplating layer, the lower the content of palladium.

【0008】[0008]

【発明の実施の形態】請求項1記載のリードフレーム
は、リードフレームの表面にパラジウム−ニッケル系合
金の電気めっき層を、1層の厚さを0.02μm以上と
して複数積層しているので、図1に模式的に示すよう
に、下層(素地側)の層のピンホールを上層がふさぎ、
また上層にピンホールが発生しても下層が遮るので上層
のピンホールが素地まで達することはない。すなわち、
電気めっき層を積層することによって表層から素地に達
するピンホールがほとんどなくなるので耐食性は極めて
高くなる。
DESCRIPTION OF THE PREFERRED EMBODIMENTS In the lead frame according to the present invention, a plurality of electroplating layers of a palladium-nickel alloy are laminated on the surface of the lead frame with one layer having a thickness of 0.02 μm or more. As schematically shown in FIG. 1, the upper layer covers the pinhole of the lower layer (substrate side),
Even if a pinhole is formed in the upper layer, the lower layer blocks the lower layer, so that the pinhole in the upper layer does not reach the substrate. That is,
By laminating the electroplating layer, there is almost no pinhole reaching from the surface layer to the substrate, so that the corrosion resistance is extremely high.

【0009】PdNi合金の組成は、Pdの含有率で9
0%(90Pd20Ni)〜20%(20Pd80N
i)の範囲がこのましい。これは、Pdの含有率が90
%を超えると純Pdを使用する場合との原料コスト差が
小さくなり合金を使用するメリットが不十分になるため
であり、Pdの含有率が20%を下回ると耐食性がやや
劣る可能性があるためである。
[0009] The composition of the PdNi alloy is 9% by Pd content.
0% (90Pd20Ni) to 20% (20Pd80N)
The range of i) is preferable. This is because the Pd content is 90%.
%, The difference in raw material cost from the case of using pure Pd becomes small and the merit of using the alloy becomes insufficient. If the Pd content is less than 20%, the corrosion resistance may be slightly inferior. That's why.

【0010】PdNi合金の電気めっき層の積層数の最
低は2層であるが、2層の場合は下層のピンホールと上
層のピンホールが重なる(上層から素地まで達するピン
ホールができてしまう)可能性がわずかにある。しか
し、これを3層とすれば最上層から素地まで達するピン
ホールができる可能性はほぼ皆無と言える。また、4層
以上としてもコストパフォーマンスがあまり良好となら
ない。よって、PdNi合金の電気めっき層の積層数
は、少なくとも2層、好ましくは3層とするのがよい。
[0010] The minimum number of layers of the PdNi alloy electroplating layer is two, but in the case of two layers, the lower pinhole and the upper pinhole overlap (a pinhole reaching from the upper layer to the base is formed). There is a slight possibility. However, if this is made into three layers, it can be said that there is almost no possibility of forming a pinhole extending from the uppermost layer to the base. Also, cost performance is not so good even with four or more layers. Therefore, the number of layers of the PdNi alloy electroplating layer is preferably at least two, and more preferably three.

【0011】PdNi合金の電気めっき層の1層の厚さ
を0.02μm以上としているのは、これを下回るとピ
ンホールが増加し、上述の積層による効果でもピンホー
ルが残留するおそれがあるためである。したがって、ピ
ンホールを確実に防止することを考えるなら、1層の厚
さを0.05μm以上とするのが望ましい。また、1層
の厚みが厚くなればなるほど耐食性の向上にはなるが、
皮膜の薄膜化という目的から逸脱するので、この目的を
損なわない範囲の厚みとする必要がある。この1層の厚
みの上限は積層する層数によっても異なるが、0.2μ
m以下とするのが好ましい。すなわち、PdNi合金の
電気めっき層の1層の厚さは、0.05μm〜0.2μ
mの範囲が好適である。
The reason why the thickness of one electroplating layer of the PdNi alloy is set to 0.02 μm or more is that if the thickness is less than 0.02 μm, the number of pinholes increases, and pinholes may remain even with the effect of the above-described lamination. It is. Therefore, in order to reliably prevent pinholes, it is desirable that the thickness of one layer be 0.05 μm or more. Also, as the thickness of one layer increases, the corrosion resistance improves,
Since this deviates from the purpose of thinning the film, the thickness needs to be within a range that does not impair this purpose. Although the upper limit of the thickness of this one layer varies depending on the number of layers to be laminated, it is 0.2 μm.
m or less. That is, the thickness of one of the PdNi alloy electroplating layers is 0.05 μm to 0.2 μm.
The range of m is preferred.

【0012】PdNi合金は、Pdの含有率が高いほど
耐食性が高いが自然電位も高い。そこで請求項2記載の
リードフレームでは下層の電気めっき層ほどパラジウム
の含有率を少なくしている。このようにすると上層ほど
耐食性が高くなる。また、皮膜の自然電位を上層から下
層に向けて徐々に減少させることになり、各層間の自然
電位差並びに最下層と素地との自然電位差が小さくなる
ので、局部電池の形成を緩和できる。よって、請求項2
の構成とすることで、腐食の発生をさらに抑制でき、リ
ードフレームの耐食性を一層向上させることができる。
The higher the Pd content, the higher the corrosion resistance of the PdNi alloy, but the higher the spontaneous potential. Therefore, in the lead frame according to the second aspect, the lower the electroplating layer, the lower the content of palladium. By doing so, the corrosion resistance becomes higher as the upper layer is formed. In addition, since the natural potential of the film is gradually reduced from the upper layer to the lower layer, the natural potential difference between the layers and the natural potential difference between the lowermost layer and the substrate become smaller, so that the formation of the local battery can be eased. Therefore, claim 2
With this configuration, the occurrence of corrosion can be further suppressed, and the corrosion resistance of the lead frame can be further improved.

【0013】[0013]

【実施例】Fe−Ni系合金(42%Ni)のリードフ
レーム(素材)に80%Pd、65%Pdおよび50%
PdのPd−Ni系合金(日進化成製、商品名PNP−
80、PNP−65、PNP−50)をめっき材とし、
下記の表1に示す条件で、表2に示すように多層の電気
めっきを施して評価試料とし、各評価試料に5%塩化ナ
トリウム水溶液を噴霧し、35℃恒温槽中に24時間放
置して腐食発生の評価を行った。
Example: 80% Pd, 65% Pd and 50% Fe-Ni alloy (42% Ni) lead frame (material)
Pd-Ni-based alloy of Pd (PNP-
80, PNP-65, PNP-50) as plating materials,
Under the conditions shown in Table 1 below, multilayer electroplating was performed as shown in Table 2 to obtain evaluation samples. Each evaluation sample was sprayed with a 5% aqueous sodium chloride solution, and left in a thermostat at 35 ° C. for 24 hours. The occurrence of corrosion was evaluated.

【0014】[0014]

【表1】 [Table 1]

【0015】[0015]

【表2】 [Table 2]

【0016】表2から明らかなように、Pd−Ni系合
金のめっき層を複数積層している本発明の範囲内である
実施例1、2、3は耐食性に優れている。一方、Pd−
Ni系合金を1層めっきした比較例1、Pdを2層めっ
きした比較例2は耐食性が劣っている。このことから本
発明の効果を確認できる。
As is evident from Table 2, Examples 1, 2, and 3, which are within the scope of the present invention, in which a plurality of Pd--Ni-based alloy plating layers are laminated, have excellent corrosion resistance. On the other hand, Pd-
Comparative Example 1 in which one layer of a Ni-based alloy was plated and Comparative Example 2 in which two layers of Pd were plated were inferior in corrosion resistance. From this, the effect of the present invention can be confirmed.

【0017】なお、本発明はこれらの実施例に限定され
るものではなく、本発明の要旨を逸脱しない範囲でさま
ざまに実施できることは言うまでもない。
The present invention is not limited to these embodiments, and it goes without saying that various embodiments can be made without departing from the scope of the present invention.

【0018】[0018]

【発明の効果】以上説明したように、本発明によれば、
リードフレームの表面にパラジウム−ニッケル系合金の
電気めっき層を、1層の厚さを0.02μm以上として
複数積層することにより、従来よりも薄いパラジウム−
ニッケル系合金の皮膜にて従来以上の耐食性を得ること
ができる。
As described above, according to the present invention,
By laminating a plurality of electroplating layers of a palladium-nickel alloy on the surface of the lead frame with one layer having a thickness of 0.02 μm or more, a palladium thinner than the conventional one is obtained.
The nickel-based alloy film can provide higher corrosion resistance than before.

【図面の簡単な説明】[Brief description of the drawings]

【図1】 本発明のリードフレームのめっき層の構造を
説明する模式図である。
FIG. 1 is a schematic view illustrating the structure of a plating layer of a lead frame according to the present invention.

Claims (2)

【特許請求の範囲】[Claims] 【請求項1】 リードフレームの表面にパラジウム−ニ
ッケル系合金の電気めっき層を、1層の厚さを0.02
μm以上として複数積層したことを特徴とするリードフ
レーム。
An electroplating layer made of a palladium-nickel alloy is formed on the surface of a lead frame to a thickness of 0.02.
A lead frame comprising a plurality of layers each having a thickness of at least μm.
【請求項2】 請求項1記載のリードフレームにおい
て、 下層の電気めっき層ほどパラジウムの含有率を少なくし
たことを特徴とするリードフレーム。
2. The lead frame according to claim 1, wherein the lower the electroplating layer, the lower the content of palladium.
JP30107697A 1997-10-31 1997-10-31 Lead frame Pending JPH11135701A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP30107697A JPH11135701A (en) 1997-10-31 1997-10-31 Lead frame

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP30107697A JPH11135701A (en) 1997-10-31 1997-10-31 Lead frame

Publications (1)

Publication Number Publication Date
JPH11135701A true JPH11135701A (en) 1999-05-21

Family

ID=17892590

Family Applications (1)

Application Number Title Priority Date Filing Date
JP30107697A Pending JPH11135701A (en) 1997-10-31 1997-10-31 Lead frame

Country Status (1)

Country Link
JP (1) JPH11135701A (en)

Similar Documents

Publication Publication Date Title
KR101351284B1 (en) Fretting and whisker resistant coating system and method
US9165714B2 (en) Electronic component
JPS6013078B2 (en) Gold-plated electronic components and their manufacturing method
JPH09266280A (en) Lead frame for packaging semiconductor element
JP2001152385A (en) Coated metallic product
KR101881287B1 (en) Copper foil attached to the carrier foil
US8421223B2 (en) Conductive structure for a semiconductor integrated circuit
US7233072B2 (en) Electronic part and surface treatment method of the same
US11049838B2 (en) Conductive bump and electroless Pt plating bath
JPH1022434A (en) Lead frame for integrated circuit and manufacture thereof
JPH05109958A (en) Lead frame
TW391042B (en) Lead frame material
JPH11135701A (en) Lead frame
US6323544B1 (en) Plated leadframes with cantilevered leads
KR100833934B1 (en) Multi-layer plating lead frame and method of manufacturing the same
JPS59180908A (en) Silver-coated conductor and method of producing same
JP2004128399A (en) Electronic component
KR100544274B1 (en) Layered metal architecture of substrate for stud bump
KR100189818B1 (en) Lead frame
JPH10284666A (en) Electronic component device
JPH03225947A (en) Lead frame
KR0138263B1 (en) Manufacture method of gold coating electric package
JP2001110835A (en) Semiconductor device
JPH0222992Y2 (en)
JPH08209359A (en) Ic package