JPH1055338A5 - - Google Patents

Info

Publication number
JPH1055338A5
JPH1055338A5 JP1997162076A JP16207697A JPH1055338A5 JP H1055338 A5 JPH1055338 A5 JP H1055338A5 JP 1997162076 A JP1997162076 A JP 1997162076A JP 16207697 A JP16207697 A JP 16207697A JP H1055338 A5 JPH1055338 A5 JP H1055338A5
Authority
JP
Japan
Prior art keywords
clock
communication channel
buffer
computer system
device via
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP1997162076A
Other languages
English (en)
Japanese (ja)
Other versions
JPH1055338A (ja
Filing date
Publication date
Priority claimed from US08/659,142 external-priority patent/US5822571A/en
Application filed filed Critical
Publication of JPH1055338A publication Critical patent/JPH1055338A/ja
Publication of JPH1055338A5 publication Critical patent/JPH1055338A5/ja
Pending legal-status Critical Current

Links

JP9162076A 1996-06-05 1997-06-05 コンピュータシステム Pending JPH1055338A (ja)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US08/659,142 US5822571A (en) 1996-06-05 1996-06-05 Synchronizing data between devices
US659142 1996-06-05

Publications (2)

Publication Number Publication Date
JPH1055338A JPH1055338A (ja) 1998-02-24
JPH1055338A5 true JPH1055338A5 (enExample) 2005-04-07

Family

ID=24644218

Family Applications (1)

Application Number Title Priority Date Filing Date
JP9162076A Pending JPH1055338A (ja) 1996-06-05 1997-06-05 コンピュータシステム

Country Status (3)

Country Link
US (1) US5822571A (enExample)
EP (1) EP0811928A3 (enExample)
JP (1) JPH1055338A (enExample)

Families Citing this family (34)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6073245A (en) * 1998-01-22 2000-06-06 Matsushita Electric Industrial Co., Ltd. Skewing-suppressive output buffer circuit
US6643777B1 (en) * 1999-05-14 2003-11-04 Acquis Technology, Inc. Data security method and device for computer modules
US6718415B1 (en) 1999-05-14 2004-04-06 Acqis Technology, Inc. Computer system and method including console housing multiple computer modules having independent processing units, mass storage devices, and graphics controllers
JP2001014269A (ja) 1999-06-29 2001-01-19 Toshiba Corp コンピュータシステム
JP2001154982A (ja) 1999-11-24 2001-06-08 Toshiba Corp コンピュータシステム
US6789258B1 (en) * 2000-05-11 2004-09-07 Sun Microsystems, Inc. System and method for performing a synchronization operation for multiple devices in a computer system
US6751717B2 (en) * 2001-01-23 2004-06-15 Micron Technology, Inc. Method and apparatus for clock synchronization between a system clock and a burst data clock
US20030212845A1 (en) * 2002-05-07 2003-11-13 Court John William Method for high-speed data transfer across LDT and PCI buses
KR100498473B1 (ko) * 2003-01-06 2005-07-01 삼성전자주식회사 제어신호 발생회로 및 상기 제어신호 발생회로를 구비하는데이터 전송회로
US8023520B2 (en) * 2003-03-27 2011-09-20 Hewlett-Packard Development Company, L.P. Signaling packet
US7089378B2 (en) 2003-03-27 2006-08-08 Hewlett-Packard Development Company, L.P. Shared receive queues
US8291176B2 (en) * 2003-03-27 2012-10-16 Hewlett-Packard Development Company, L.P. Protection domain groups to isolate access to memory windows
US7554993B2 (en) * 2003-03-27 2009-06-30 Hewlett-Packard Development Company, L.P. Method and apparatus for performing connection management with multiple stacks
US7565504B2 (en) 2003-03-27 2009-07-21 Hewlett-Packard Development Company, L.P. Memory window access mechanism
US7502826B2 (en) * 2003-03-27 2009-03-10 Hewlett-Packard Development Company, L.P. Atomic operations
US20040193833A1 (en) * 2003-03-27 2004-09-30 Kathryn Hampton Physical mode addressing
US7103744B2 (en) * 2003-03-27 2006-09-05 Hewlett-Packard Development Company, L.P. Binding a memory window to a queue pair
US7617376B2 (en) 2003-08-14 2009-11-10 Hewlett-Packard Development Company, L.P. Method and apparatus for accessing a memory
US7757232B2 (en) * 2003-08-14 2010-07-13 Hewlett-Packard Development Company, L.P. Method and apparatus for implementing work request lists
TW200508878A (en) * 2003-08-20 2005-03-01 Icp Electronics Inc Bus interface extender and method thereof
US7404190B2 (en) * 2003-09-18 2008-07-22 Hewlett-Packard Development Company, L.P. Method and apparatus for providing notification via multiple completion queue handlers
US8959171B2 (en) 2003-09-18 2015-02-17 Hewlett-Packard Development Company, L.P. Method and apparatus for acknowledging a request for data transfer
US8150996B2 (en) * 2003-12-16 2012-04-03 Hewlett-Packard Development Company, L.P. Method and apparatus for handling flow control for a data transfer
US7237135B1 (en) * 2003-12-29 2007-06-26 Apple Inc. Cyclemaster synchronization in a distributed bridge
US7418541B2 (en) * 2005-02-10 2008-08-26 International Business Machines Corporation Method for indirect access to a support interface for memory-mapped resources to reduce system connectivity from out-of-band support processor
US7467204B2 (en) * 2005-02-10 2008-12-16 International Business Machines Corporation Method for providing low-level hardware access to in-band and out-of-band firmware
WO2006095341A2 (en) * 2005-03-07 2006-09-14 Genoa Color Technologies Ltd. Method, device and system of transmitting image data over serial signals
EP1936857A1 (en) * 2006-12-22 2008-06-25 Stmicroelectronics Sa System for transmitting data between transmitter and receiver modules on a channel provided with a flow control link
US8301932B2 (en) * 2009-11-16 2012-10-30 Arm Limited Synchronising between clock domains
KR20110133356A (ko) * 2010-06-04 2011-12-12 삼성전자주식회사 디스플레이 장치에서 케이블의 플러그 상태를 검출하는 방법 및 장치
US20170192933A1 (en) * 2015-12-31 2017-07-06 Skyworks Solutions, Inc. Circuits, devices, and methods for transmitting data in a serial bus
US10634379B2 (en) * 2017-09-28 2020-04-28 Honeywell International Inc. Actuators with condition tracking
DE102018005620A1 (de) * 2018-07-17 2020-01-23 WAGO Verwaltungsgesellschaft mit beschränkter Haftung Schaltung zur gepufferten Übertragung von Daten
CN113821074B (zh) * 2021-09-06 2023-09-08 北京车和家信息技术有限公司 一种时间同步方法、装置、电子设备和存储介质

Family Cites Families (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
GB2075310A (en) * 1980-04-30 1981-11-11 Hewlett Packard Ltd Bus extender circuitry for data transmission
US4691294A (en) * 1984-09-21 1987-09-01 International Computers Limited Clock/data synchronization interface apparatus and method
US4716525A (en) * 1985-04-15 1987-12-29 Concurrent Computer Corporation Peripheral controller for coupling data buses having different protocol and transfer rates
US4797815A (en) * 1985-11-22 1989-01-10 Paradyne Corporation Interleaved synchronous bus access protocol for a shared memory multi-processor system
US4864496A (en) * 1987-09-04 1989-09-05 Digital Equipment Corporation Bus adapter module for interconnecting busses in a multibus computer system
US4881165A (en) * 1988-04-01 1989-11-14 Digital Equipment Corporation Method and apparatus for high speed data transmission between two systems operating under the same clock with unknown and non constant skew in the clock between the two systems
KR930001922B1 (ko) * 1989-08-28 1993-03-20 가부시기가이샤 히다찌세이사꾸쇼 데이터 처리장치
EP0525221B1 (en) * 1991-07-20 1995-12-27 International Business Machines Corporation Quasi-synchronous information transfer and phase alignment means for enabling same
US5600824A (en) * 1994-02-04 1997-02-04 Hewlett-Packard Company Clock generating means for generating bus clock and chip clock synchronously having frequency ratio of N-1/N responsive to synchronization signal for inhibiting data transfer
US5592658A (en) * 1994-09-29 1997-01-07 Novacom Technologies Ltd. Apparatus and method for computer network clock recovery and jitter attenuation

Similar Documents

Publication Publication Date Title
JPH1055338A5 (enExample)
EP0811928A3 (en) Data synchronization between two devices
WO2002008937A3 (en) System, method and article of manufacture for a user interface for transferring configuration information for a reconfigurable logic device
WO1999023787A3 (en) Bidirectional communication port for digital signal processor
AU5650296A (en) Sliding-window data flow control using an adjustable window size
PL320020A1 (en) Computer system with a bus interface
NO960935D0 (no) Databehandlingsinnretning
EP0797342A4 (en) INFORMATION POWER DEVICE AND PORTABLE COMMUNICATION TERMINAL
EP0258062A3 (en) Digital data buffer and variable shift register
EP0352081A3 (en) Efficient protocol for communicating between asynchronous devices
EP0810508A3 (en) Source synchronization data transfers without resynchronization penalty
ATE308212T1 (de) Ein system zum austausch asynchroner daten über eine synchrone kommunikationsschnittstelle zwischen einer kommunikationseinrichtung und einem externen zusatzgerät
NO984061L (no) Dataoverf°ring i et SDH-nett
WO2002014993A3 (en) Efficient clock start and stop apparatus for clock forwarded sytem i/o
WO1998043379A3 (en) Data transfer system, transmitter and receiver
WO1999038295A8 (en) Method and apparatus for source synchronous data transfer
US5799190A (en) Communications coprocessor for realizing bidirectional isochronous communications link with host computer
JP2000184004A5 (enExample)
EP1158415A3 (en) Parallel data interface
WO2000016302A8 (en) Method and apparatus for bidirectional data transfer between a digital display and a computer
WO2000000893A3 (en) Memory arrangement based on rate conversion
MY125199A (en) System and method for effectively performing isochronous data transfers
JP3023029B2 (ja) シェルフ構成におけるカード間通信方式
AU2003214554A1 (en) Vliw processor with data spilling means
WO2002101349A3 (de) Vorrichtung und ein verfahren zur umsetzung einer diagnoseschnittstelle auf standard-spi