JPH1040225A - Duplex controller - Google Patents
Duplex controllerInfo
- Publication number
- JPH1040225A JPH1040225A JP8190502A JP19050296A JPH1040225A JP H1040225 A JPH1040225 A JP H1040225A JP 8190502 A JP8190502 A JP 8190502A JP 19050296 A JP19050296 A JP 19050296A JP H1040225 A JPH1040225 A JP H1040225A
- Authority
- JP
- Japan
- Prior art keywords
- control
- cpu
- standby
- communication frame
- application
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Landscapes
- Hardware Redundancy (AREA)
- Multi Processors (AREA)
Abstract
Description
【0001】[0001]
【発明の属する技術分野】本発明は、石油化学工業等の
高度の信頼性を必要とするプロセス制御に用いて好適な
二重化制御装置に関し、特に制御側と待機側相互の通信
処理を高速化する改良に関する。BACKGROUND OF THE INVENTION 1. Field of the Invention The present invention relates to a redundant control device suitable for use in a process control requiring a high degree of reliability, such as the petrochemical industry, and more particularly, to speeding up communication processing between a control side and a standby side. Regarding improvement.
【0002】[0002]
【従来の技術】本出願人の提案にかかる特開平1−26
6633号公報に開示されているように、二重化制御装
置では制御側と待機側相互の通信処理を行うことで、デ
ータベースの等値化を行っている。このような二重化制
御装置では、アプリケーションの開発を容易にするた
め、カーネルや入出力処理装置で二重化処理部分をすべ
て吸収し、アプリケーションは二重化制御装置であるこ
とを意識せずに、単体のCPUシステムと同様の方法で
開発し、実行可能にする手法がとられている。2. Description of the Related Art Japanese Unexamined Patent Application Publication No. 1-26 proposed by the present applicant.
As disclosed in Japanese Patent No. 6633, the redundant control apparatus performs equalization of the database by performing communication processing between the control side and the standby side. In such a redundant control device, in order to facilitate application development, the kernel and I / O processing unit absorb all of the redundant processing part, and the application is a single CPU system without being aware that it is a redundant controller. It is developed in the same way as that described above, and a method of making it executable is adopted.
【0003】図2は、従来の二重化制御装置の構成ブロ
ック図である。図において、通信回線10は、他の制御
機器やマンマシン・インターフェイス装置と接続される
ネットワークLANである。制御側CPU20は、現在
制御を担当している側のプロセッサで、アプリケーショ
ンを実行する。制御側ドライバ22は、制御側I/O2
4とアプリケーションを接続するソフトウェアである。
制御側I/O24は、通信回線10に流れる通信フレー
ムを制御側CPU20に取り込む入出力装置である。待
機側CPU30は、制御側CPU20と同一構成のプロ
セッサで、一つのアプリケーションの実行途中で役割が
交代して制御側に移行する場合に備えて、制御側CPU
20と同一のアプリケーションを実行する。待機側ドラ
イバ32は、待機側I/O34とアプリケーションを接
続するソフトウェアである。待機側I/O34は、通信
回線10に流れる通信フレームを待機側CPU30に取
り込む入出力装置である。FIG. 2 is a block diagram showing the configuration of a conventional duplex control device. In the figure, a communication line 10 is a network LAN connected to another control device or a man-machine interface device. The control-side CPU 20 executes an application on a processor that is currently in charge of control. The control-side driver 22 controls the control-side I / O2
4 is software for connecting the application.
The control-side I / O 24 is an input / output device that captures a communication frame flowing through the communication line 10 into the control-side CPU 20. The standby-side CPU 30 is a processor having the same configuration as the control-side CPU 20. The standby-side CPU 30 prepares for a case in which the role is changed during the execution of one application and shifts to the control side.
Execute the same application as 20. The standby driver 32 is software for connecting the standby I / O 34 and the application. The standby-side I / O 34 is an input / output device that captures a communication frame flowing through the communication line 10 into the standby-side CPU 30.
【0004】このように構成された装置の動作を次に説
明する。先ず、通信回線10に接続された他のコンピュ
ータからの送信要求を、制御側I/O24が受信する
()。制御側I/O24から制御側ドライバ22に送
信要求のあったことを知らせると、制御側ドライバ22
がその旨を認識する()。制御側CPU20と待機側
CPU30との同期をとる()。そして、制御側ドラ
イバ22は要求通信フレームを制御側I/O22から取
り込む()。ここで、制御側と待機側が交代する場合
に備えて、制御側と待機側で要求通信フレームを等値化
し、制御側CPU20と待機側CPU30との同期をと
る()。[0004] The operation of the device thus constructed will be described below. First, the control-side I / O 24 receives a transmission request from another computer connected to the communication line 10 (). When the control-side I / O 24 notifies the control-side driver 22 that there is a transmission request, the control-side driver 22
Recognizes that. The control CPU 20 and the standby CPU 30 are synchronized (). Then, the control-side driver 22 captures the requested communication frame from the control-side I / O 22 (). Here, in preparation for the case where the control side and the standby side are switched, the request communication frame is equalized on the control side and the standby side, and the control side CPU 20 and the standby side CPU 30 are synchronized ().
【0005】そして、制御側ドライバ22は制御側CP
U20側のアプリケーションに通信フレームを渡し、同
時に待機側ドライバ32は待機側CPU30側のアプリ
ケーションに通信フレームを渡す()。次に、制御側
CPU20側のアプリケーションは通信フレームに対応
する処理を行い、制御側ドライバ22に応答通信フレー
ムの送出を要求し、待機側CPU30側のアプリケーシ
ョンも通信フレームに対応する処理を行い、待機側ドラ
イバ32に応答通信フレームの送出を要求する()。
ここで、制御側CPU20と待機側CPU30との同期
をとる()。尚、アプリケーションの処理をしている
間は、ソフトウェアの最も基本的なソウトウェアである
カーネルがバックグランドで同期処理を行っている。そ
して、制御側ドライバ22は、制御側I/O24に応答
通信フレームを出力する()。最後に、制御側CPU
20と待機側CPU30との同期をとる(10)。[0005] The control driver 22 is controlled by the control CP.
The communication frame is passed to the application on the U20 side, and at the same time, the standby driver 32 passes the communication frame to the application on the standby CPU 30 side (). Next, the application on the control side CPU 20 performs processing corresponding to the communication frame, requests the control side driver 22 to transmit a response communication frame, and the application on the standby side CPU 30 also performs processing corresponding to the communication frame, and It requests the side driver 32 to send a response communication frame ().
Here, the control CPU 20 and the standby CPU 30 are synchronized (). During processing of an application, a kernel, which is the most basic software of software, performs synchronous processing in the background. Then, the control-side driver 22 outputs a response communication frame to the control-side I / O 24 (). Finally, the controlling CPU
20 and the standby CPU 30 are synchronized (10).
【0006】[0006]
【発明が解決しようとする課題】しかし、上述の処理順
序によれば、制御側CPU20と待機側CPU30との
同期処理が、、、(10)と頻繁に繰り返されてお
り、通信処理の高速化に対する障碍となっていた。他
方、制御側と待機側が交代する場合に備えて、制御側と
待機側の内部状態を等値化することは、二重化制御装置
にあっては必要不可欠の機能である。ここで、内部状態
とは、例えばデータベースやプロセスデータを言う。本
発明はこのような課題を解決したもので、制御側と待機
側が交代する場合に備えて制御側と待機側の内部状態を
等値化しつつ、通信処理の高速化に応える二重化制御装
置を提供することを目的とする。However, according to the above-described processing sequence, the synchronization processing between the control CPU 20 and the standby CPU 30 is frequently repeated as (10), and the communication processing is speeded up. Was an obstacle to On the other hand, equalizing the internal states of the control side and the standby side in preparation for a case where the control side and the standby side are switched is an indispensable function in the redundant control device. Here, the internal state refers to, for example, a database or process data. The present invention solves such a problem, and provides a duplex control device that responds to high-speed communication processing while equalizing the internal state of the control side and the standby side in case the control side and the standby side are switched. The purpose is to do.
【0007】[0007]
【課題を解決するための手段】上記の目的を達成する本
発明は、同一のアプリケーションを実行する制御側CP
U20と待機側CPU30とを有し、この制御側と待機
側とは交代する二重化制御装置において、通信回線10
を介して制御側入出力装置22に送信された要求通信フ
レームを制御側ドライバ24で受けとめて、当該要求通
信フレームが前記制御側CPUと待機側CPUの内部状
態に変更を要しない参照命令であるときは、前記制御側
CPUのアプリケーションのみで当該要求通信フレーム
を処理して、応答通信フレームを当該制御側入出力装置
から通信回線に送信すると共に、この送信後当該制御側
CPUと待機側CPUの内部状態を一致させ、当該要求
通信フレームが前記制御側CPUと待機側CPUの内部
状態に変更を生ずる命令であるときは、前記制御側CP
U及び待機側CPUの双方のアプリケーションで当該要
求通信フレームを処理して、制御側ドライバによって応
答通信フレームを当該制御側入出力装置から通信回線に
送信すると共に、当該要求通信フレームの処理中当該制
御側CPUと待機側CPUの内部状態を一致させる処理
を逐次行うことを特徴としている。SUMMARY OF THE INVENTION In order to achieve the above object, the present invention provides a control system which executes the same application.
U20 and a standby CPU 30. In a redundant control device in which the control side and the standby side are alternated, a communication line 10
The control-side driver 24 receives the request communication frame transmitted to the control-side input / output device 22 via the control-side input / output device 22, and the request communication frame is a reference command that does not require a change in the internal state of the control-side CPU and the standby-side CPU. At this time, the request communication frame is processed only by the application of the control CPU, the response communication frame is transmitted from the control input / output device to the communication line, and after the transmission, the communication between the control CPU and the standby CPU is performed. If the internal state is matched and the requested communication frame is a command that causes a change in the internal state of the control CPU and the standby CPU, the control CP
The request communication frame is processed by the applications of both the U and standby CPUs, and the control driver transmits a response communication frame from the control input / output device to the communication line. It is characterized in that processing for matching the internal state of the standby CPU and the internal state of the standby CPU is performed sequentially.
【0008】本発明の構成によれば、通信回線10を介
して制御側入出力装置22に送信された要求通信フレー
ムを制御側ドライバ24で受けとめて、要求通信フレー
ムが制御側CPUと待機側CPUの内部状態に変更を要
しない参照命令であるか否かを判断している。要求通信
フレームが制御側CPUと待機側CPUの内部状態に変
更を要しない参照命令であるときは、制御側CPUのア
プリケーションのみで当該要求通信フレームを処理し
て、応答通信フレームを当該制御側入出力装置から通信
回線に送信すると共に、この送信後当該制御側CPUと
待機側CPUの内部状態を一致させているので、待機側
との同期処理を行う頻度が減少して通信処理が迅速に行
える。要求通信フレームが制御側CPUと待機側CPU
の内部状態に変更を生ずる命令であるときは、要求通信
フレームの処理中当該制御側CPUと待機側CPUの内
部状態を一致させる処理を逐次行い、制御側と待機側が
交代する場合に備えて制御側と待機側の内部状態を等値
化している。According to the configuration of the present invention, the control-side driver 24 receives the request communication frame transmitted to the control-side input / output device 22 via the communication line 10, and the requested communication frame is transmitted to the control-side CPU and the standby-side CPU. It is determined whether or not the reference instruction does not need to be changed in the internal state. If the request communication frame is a reference command that does not require a change in the internal state of the control CPU and the standby CPU, the request communication frame is processed only by the application of the control CPU, and the response communication frame is input to the control CPU. Since the output device transmits the signal to the communication line, and after the transmission, the internal states of the control CPU and the standby CPU are matched, the frequency of performing the synchronization process with the standby device is reduced, and the communication process can be performed quickly. . Requested communication frame is control side CPU and standby side CPU
If the instruction causes a change in the internal state of the CPU, the processing for matching the internal state of the control CPU and the standby CPU is sequentially performed during the processing of the request communication frame, and the control is performed in case the control side and the standby side are switched. The internal states of the side and the standby side are equalized.
【0009】[0009]
【発明の実施の形態】以下図面を用いて、本発明を説明
する。図1は本発明の一実施例を示す構成ブロック図で
ある。尚、図1において前記図2と同一作用をするもの
には同一符号を付して説明を省略する。図において、参
照通信判定部26は、制御側ドライバ24に付加して設
けられたもので、今回受信した要求通信フレームが制御
側CPU20と待機側CPU30の内部状態に変更を要
しない参照命令か否かを判別する。具体的には、通信フ
レームに対応する処理をアプリケーションで行うについ
て、例えば書込み命令が存在すればデータベースに変更
を生ずるから内部状態を変更する命令である。これに対
して、参照命令のみであればデータベースに変更を生ず
ることはないから、内部状態を変更する命令である。DESCRIPTION OF THE PREFERRED EMBODIMENTS The present invention will be described below with reference to the drawings. FIG. 1 is a configuration block diagram showing one embodiment of the present invention. In FIG. 1, components having the same functions as those in FIG. 2 are denoted by the same reference numerals, and description thereof is omitted. In the figure, a reference communication determination unit 26 is provided in addition to the control driver 24, and determines whether or not the requested communication frame received this time is a reference command that does not require a change in the internal states of the control CPU 20 and the standby CPU 30. Is determined. More specifically, when an application performs a process corresponding to a communication frame, for example, if a write command is present, a change is made to the database. On the other hand, if only the reference instruction is used, no change occurs in the database, and therefore, the instruction changes the internal state.
【0010】このように構成された装置の動作を次に説
明する。先ず、通信回線10に接続された他のコンピュ
ータからの送信要求を、制御側I/O24が受信する
()。制御側I/O24から制御側ドライバ22に送
信要求のあったことを知らせると、制御側ドライバ22
がその旨を認識する()。制御側CPU20と待機側
CPU30との同期をとる()。そして、制御側ドラ
イバ22は要求通信フレームを制御側I/O22から取
り込む()。Next, the operation of the above-configured device will be described. First, the control-side I / O 24 receives a transmission request from another computer connected to the communication line 10 (). When the control-side I / O 24 notifies the control-side driver 22 that there is a transmission request, the control-side driver 22
Recognizes that. The control CPU 20 and the standby CPU 30 are synchronized (). Then, the control-side driver 22 captures the requested communication frame from the control-side I / O 22 ().
【0011】ここで、制御側ドライバ22は、参照通信
判定部26に問い合わせて、今回受信した要求通信フレ
ームが制御側CPU20と待機側CPU30の内部状態
に変更を要しない参照命令か否かを判別する(*)。制
御側CPU20と待機側CPU30の内部状態に変更を
生ずる命令であれば、図2と同一の手順〜(10)を経由
する。これに対して、制御側CPU20と待機側CPU
30の内部状態に変更を要しない参照命令であれば、図
1の同一の手順*〜(10)を経由する。図2の手続につ
いては、既に説明してあるので省略する。Here, the control-side driver 22 inquires of the reference communication determination section 26 to determine whether or not the requested communication frame received this time is a reference command that does not require changes in the internal states of the control-side CPU 20 and the standby-side CPU 30. Yes ( * ). If the instruction causes a change in the internal state of the control-side CPU 20 and the standby-side CPU 30, it goes through the same procedure (10) as in FIG. In contrast, the control CPU 20 and the standby CPU
If the reference instruction does not require a change in the internal state of 30, the instruction goes through the same procedure * to (10) in FIG. The procedure of FIG. 2 has already been described, and will not be described.
【0012】参照命令であれば、制御側ドライバ22は
制御側CPU20側のアプリケーションに通信フレーム
を渡し、制御側CPU20側のアプリケーションが通信
フレームに対応する処理を行い、制御側ドライバ22に
応答通信フレームの送出を要求する(*)。待機側CP
U30側のアプリケーションは特段の処理を行わない。
そして、制御側ドライバ22は、制御側I/O24に応
答通信フレームを出力する()。最後に、制御側CP
U20と待機側CPU30との同期をとる(10)。If the command is a reference command, the control-side driver 22 passes a communication frame to the application on the control-side CPU 20, the application on the control-side CPU 20 performs processing corresponding to the communication frame, and sends a response communication frame to the control-side driver 22. Request ( * ). Standby CP
The application on the U30 side does not perform any special processing.
Then, the control-side driver 22 outputs a response communication frame to the control-side I / O 24 (). Finally, the control side CP
The U20 and the standby CPU 30 are synchronized (10).
【0013】上述の図1の処理順序によれば、制御側C
PU20と待機側CPU30との同期処理が、(10)の
みになり、図2で必要とされていた同期処理、並び
にカーネルがバックグランドで処理していた作業を行わ
ないため、通信フレームが迅速に送出される。According to the processing sequence of FIG.
Since the synchronization process between the PU 20 and the standby CPU 30 is only (10), and the synchronization process required in FIG. 2 and the work performed by the kernel in the background are not performed, the communication frame can be quickly transmitted. Sent out.
【0014】[0014]
【発明の効果】以上説明したように本発明によれば、要
求通信フレームが制御側CPUと待機側CPUの内部状
態に変更を要しない参照命令であるときは、制御側CP
Uのアプリケーションのみで当該要求通信フレームを処
理すると共に、応答通信フレームを送信後制御側CPU
と待機側CPUの内部状態を一致させているので、待機
側との同期処理を行う頻度が減少して通信処理が迅速に
行えるという効果がある。また。要求通信フレームが制
御側CPUと待機側CPUの内部状態に変更を生ずる命
令であるときは、従来と同様の処理を行うので、制御側
と待機側が交代する場合に備えて制御側と待機側の内部
状態が等値化されるという効果がある。参照命令が頻繁
に用いられる工業用の制御装置のような用途では、参照
命令が高速に応答されるだけでも通信処理の高速化に充
分寄与している。As described above, according to the present invention, when the request communication frame is a reference command that does not require a change in the internal state of the control CPU and the standby CPU, the control CP
The requesting communication frame is processed only by the application of U, and after transmitting the response communication frame, the control CPU
And the internal state of the standby-side CPU are matched, so that the frequency of performing the synchronization processing with the standby-side CPU is reduced, and the communication processing can be performed quickly. Also. When the request communication frame is an instruction that causes a change in the internal state of the control CPU and the standby CPU, the same process as in the related art is performed, so that the control side and the standby side are prepared in case the control side and the standby side are switched. There is an effect that the internal state is equalized. In an application such as an industrial control device in which a reference command is frequently used, even a response of the reference command at a high speed sufficiently contributes to speeding up of communication processing.
【図1】本発明の一実施例を示す構成ブロック図であ
る。FIG. 1 is a configuration block diagram showing one embodiment of the present invention.
【図2】従来の二重化制御装置の構成ブロック図であ
る。FIG. 2 is a configuration block diagram of a conventional duplex control device.
10 通信回線 20 制御側CPU 22 制御側ドライバ 24 制御側I/O 26 参照通信判定部 30 待機側CPU 32 待機側ドライバ 34 待機側I/O DESCRIPTION OF SYMBOLS 10 Communication line 20 Control side CPU 22 Control side driver 24 Control side I / O 26 Reference communication determination part 30 Standby side CPU 32 Standby side driver 34 Standby side I / O
Claims (1)
CPU(20)と待機側CPU(30)とを有し、この
制御側と待機側とは交代する二重化制御装置において、 通信回線(10)を介して制御側入出力装置(22)に
送信された要求通信フレームを制御側ドライバ(24)
で受けとめて、当該要求通信フレームが前記制御側CP
Uと待機側CPUの内部状態に変更を要しない参照命令
であるときは、前記制御側CPUのアプリケーションの
みで当該要求通信フレームを処理して、応答通信フレー
ムを当該制御側入出力装置から通信回線に送信すると共
に、この送信後当該制御側CPUと待機側CPUの内部
状態を一致させ、 当該要求通信フレームが前記制御側CPUと待機側CP
Uの内部状態に変更を生ずる命令であるときは、前記制
御側CPU及び待機側CPUの双方のアプリケーション
で当該要求通信フレームを処理して、何れか制御側のド
ライバによって応答通信フレームを当該制御側入出力装
置から通信回線に送信すると共に、当該要求通信フレー
ムの処理中当該制御側CPUと待機側CPUの内部状態
を一致させる処理を逐次行うことを特徴とする二重化制
御装置。A redundant control device having a control side CPU (20) and a standby side CPU (30) for executing the same application, wherein the control side and the standby side are replaced by a communication line (10). The request communication frame transmitted to the control-side input / output device (22) via the control-side driver (24)
And the requested communication frame is transmitted to the control side CP.
If the reference instruction does not require a change in the internal state of U and the standby CPU, the request communication frame is processed only by the application of the control CPU, and the response communication frame is transmitted from the control input / output device to the communication line. After the transmission, the internal states of the control CPU and the standby CPU are matched, and the requested communication frame is transmitted to the control CPU and the standby CP.
If the instruction causes a change in the internal state of U, the request communication frame is processed by both the control-side CPU and the standby-side CPU application, and one of the control-side drivers converts the response communication frame into the control-side driver. A redundant control device which transmits data from an input / output device to a communication line, and sequentially performs processing for matching the internal states of the control CPU and the standby CPU during processing of the requested communication frame.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP19050296A JP3422401B2 (en) | 1996-07-19 | 1996-07-19 | Redundant controller |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP19050296A JP3422401B2 (en) | 1996-07-19 | 1996-07-19 | Redundant controller |
Publications (2)
Publication Number | Publication Date |
---|---|
JPH1040225A true JPH1040225A (en) | 1998-02-13 |
JP3422401B2 JP3422401B2 (en) | 2003-06-30 |
Family
ID=16259164
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP19050296A Expired - Fee Related JP3422401B2 (en) | 1996-07-19 | 1996-07-19 | Redundant controller |
Country Status (1)
Country | Link |
---|---|
JP (1) | JP3422401B2 (en) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2007188135A (en) * | 2006-01-11 | 2007-07-26 | Yokogawa Electric Corp | Data access system |
-
1996
- 1996-07-19 JP JP19050296A patent/JP3422401B2/en not_active Expired - Fee Related
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2007188135A (en) * | 2006-01-11 | 2007-07-26 | Yokogawa Electric Corp | Data access system |
JP4666258B2 (en) * | 2006-01-11 | 2011-04-06 | 横河電機株式会社 | Data access system |
Also Published As
Publication number | Publication date |
---|---|
JP3422401B2 (en) | 2003-06-30 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JP2863295B2 (en) | Information processing device with communication function | |
JP3422401B2 (en) | Redundant controller | |
US5930737A (en) | Measurement system using double CPU modules for human machine interface control and measurement module control | |
JP2905075B2 (en) | Programmable controller and its exclusive control communication method | |
JPH0736720A (en) | Duplex computer equipment | |
JPS62121562A (en) | Data communication system | |
JPS61251252A (en) | Processing method for data transfer | |
JP3111371B2 (en) | Programmable controller | |
JPH0723913A (en) | Medical image processing system | |
JP2003271541A (en) | Dma transfer device and its control method | |
KR100253790B1 (en) | Method of interface for controller board in medium and large computer | |
JP2679661B2 (en) | SCSI system | |
JP2925049B2 (en) | Input buffer control method | |
JPH089792Y2 (en) | SCSI adapter circuit for host-to-host communication | |
JP2564499B2 (en) | Transmission data flow control method | |
JP2824890B2 (en) | SCSI protocol controller | |
JPH0730706A (en) | Facsimile equipment | |
JPH03265250A (en) | Communication controller | |
JPH1063587A (en) | Data communication system and its transmission line switching method | |
JPS59216227A (en) | Data transfer system | |
KR19980029266A (en) | Data transmission method according to device of multifunction device | |
JPS62204354A (en) | Control system for input/output instruction | |
JPH06332866A (en) | Inter-program communication system | |
JPH0228747A (en) | Method for controlling bus | |
JPH0290201A (en) | Programmable controller |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20080425 Year of fee payment: 5 |
|
FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20090425 Year of fee payment: 6 |
|
FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20090425 Year of fee payment: 6 |
|
FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20100425 Year of fee payment: 7 |
|
FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20100425 Year of fee payment: 7 |
|
FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20110425 Year of fee payment: 8 |
|
FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20120425 Year of fee payment: 9 |
|
FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20130425 Year of fee payment: 10 |
|
FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20130425 Year of fee payment: 10 |
|
FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20140425 Year of fee payment: 11 |
|
LAPS | Cancellation because of no payment of annual fees |