JPH10223665A - Method of sealing flip-chip semiconductor device with resin - Google Patents

Method of sealing flip-chip semiconductor device with resin

Info

Publication number
JPH10223665A
JPH10223665A JP2187897A JP2187897A JPH10223665A JP H10223665 A JPH10223665 A JP H10223665A JP 2187897 A JP2187897 A JP 2187897A JP 2187897 A JP2187897 A JP 2187897A JP H10223665 A JPH10223665 A JP H10223665A
Authority
JP
Japan
Prior art keywords
resin
chip
substrate
sealing
flip
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Withdrawn
Application number
JP2187897A
Other languages
Japanese (ja)
Inventor
Hideo Sasagawa
英雄 笹川
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Oki Electric Industry Co Ltd
Original Assignee
Oki Electric Industry Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Oki Electric Industry Co Ltd filed Critical Oki Electric Industry Co Ltd
Priority to JP2187897A priority Critical patent/JPH10223665A/en
Publication of JPH10223665A publication Critical patent/JPH10223665A/en
Withdrawn legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00Apparatus or processes for manufacturing printed circuits
    • H05K3/22Secondary treatment of printed circuits
    • H05K3/28Applying non-metallic protective coatings
    • H05K3/284Applying non-metallic protective coatings for encapsulating mounted components
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00Apparatus or processes for manufacturing printed circuits
    • H05K3/30Assembling printed circuits with electric components, e.g. with resistor
    • H05K3/32Assembling printed circuits with electric components, e.g. with resistor electrically connecting electric components or wires to printed circuits
    • H05K3/34Assembling printed circuits with electric components, e.g. with resistor electrically connecting electric components or wires to printed circuits by soldering
    • H05K3/341Surface mounted components
    • H05K3/3431Leadless components
    • H05K3/3436Leadless components having an array of bottom contacts, e.g. pad grid array or ball grid array components

Abstract

PROBLEM TO BE SOLVED: To seal a package with a resin without cavity, by mounting a semiconductor bare chip on a substrate having a BGA or CSP product having a center hole, and injecting the resin from the back through the hole with the substrate disposed up. SOLUTION: Solder bumps 6 are formed on electrodes 5 of a semiconductor chip 4 and aligned with pads 2 on a substrate 1, the chip 4 is mounted by the reflow, etc., and turned with the backside up, and a sealing resin 7 is flowed into it from a hose 3 of an injector 8 until the end face of the chip 4. Owing to the surface tension, fillets grow to stop the resin 7 from spreading, and if up to the top of the substrate 1 is sealed, this is completed. The resin seal of a ball grid array(BGA) using a flip chip, and chip size package(CSP) product can be made without cavity.

Description

【発明の詳細な説明】DETAILED DESCRIPTION OF THE INVENTION

【0001】[0001]

【発明の属する技術分野】本発明は、IC(半導体集積
回路装置)実装形態がフリップチップ実装であり、BG
A(ボール・グリッド・アレイ),CSP(チップ・サ
イズ・パッケージ)製品の樹脂封止方法に関するもので
ある。
BACKGROUND OF THE INVENTION 1. Field of the Invention The present invention relates to a flip-chip mounting IC (semiconductor integrated circuit device),
The present invention relates to a resin sealing method for A (ball grid array) and CSP (chip size package) products.

【0002】[0002]

【従来の技術】従来、このような分野の技術としては、
例えば、 (1)『フリップチップ実装の高信頼化に及ぼす樹脂補
強効果』 電子情報通信学会論文誌C−II,Vol.
J73−C−II No.9,1990年9月(516
頁〜524頁)。
2. Description of the Related Art Conventionally, techniques in such a field include:
For example, (1) “Effect of resin reinforcement on high reliability of flip chip mounting” Transactions of the Institute of Electronics, Information and Communication Engineers, C-II, Vol.
J73-C-II No. 9, September 1990 (516
Pp. 524).

【0003】(2)『樹脂被覆補強型高信頼フリップチ
ップ実装の開発』 電子情報通信学会論文誌C,Vo
l.J70−C No.12,1987年12月(15
75頁〜1582頁)。に開示されるようなものがあっ
た。半導体ベアチップ実装技術には、ワイヤボンディン
グ(W/B)実装、フリップチップ実装、TAB(TA
PE AUTOMATED BONDING)実装など
があり、各種用途によって使い分けられている。
(2) "Development of resin-coated reinforced high-reliability flip-chip mounting" IEICE Transactions C, Vo
l. J70-C No. 12, December 1987 (15
75 to 1582). As disclosed in Semiconductor bare chip mounting technologies include wire bonding (W / B) mounting, flip chip mounting, TAB (TA
PE AUTOMATED BONDING) mounting, etc., which are properly used for various purposes.

【0004】フリップチップ実装は、上記文献に開示さ
れているような封止形態があり、樹脂により応力を吸収
することにより、バンプ接続の寿命を向上させることが
広く知られている。
[0004] The flip-chip mounting has a sealing form as disclosed in the above-mentioned literature, and it is widely known that the life of bump connection is improved by absorbing stress by a resin.

【0005】[0005]

【発明が解決しようとする課題】しかしながら、以上述
べた従来の半導体ベアチップの封止方法では、封止を行
う際に、樹脂は半導体チップの外周より中央部へと流れ
込んでいくため、空洞が生じてしまう。また、完全に半
導体チップ(フリップチップ)を覆う封止方法では、I
C面より高さが樹脂の分高くなり、フリップチップ実装
のメリットがなくなってしまう。
However, in the above-described conventional method for sealing a semiconductor bare chip, the resin flows into the central portion from the outer periphery of the semiconductor chip at the time of sealing. Would. In the sealing method for completely covering the semiconductor chip (flip chip),
The height is higher than the C surface by the amount of the resin, and the merit of flip chip mounting is lost.

【0006】本発明は、上記問題点を除去し、フリップ
チップを使用したBGA,CSP製品の樹脂封止を、空
洞無しで行うことができるとともに、フリップチップ実
装の樹脂の高さを低くすることができるフリップチップ
型半導体装置の樹脂封止方法を提供することを目的とす
る。
SUMMARY OF THE INVENTION The present invention has been made to solve the above-mentioned problems, and it is possible to seal a resin of a BGA or CSP product using a flip chip without a cavity and to reduce the height of the resin for flip chip mounting. It is an object of the present invention to provide a method for encapsulating a flip-chip type semiconductor device with a resin.

【0007】[0007]

【課題を解決するための手段】本発明は、上記目的を達
成するために、 (1)フリップチップ型半導体装置、つまり、BGA,
CSP製品の搭載基板への半導体チップの樹脂封止方法
において、略中央部にホールが形成されたBGA,CS
P製品の搭載基板に半導体ベアチップを搭載する工程
と、前記搭載基板を上にして裏面より前記ホールから樹
脂を注入して、樹脂封止する工程とを施すようにしたも
のである。
To achieve the above object, the present invention provides: (1) a flip-chip type semiconductor device, that is, a BGA,
In a resin sealing method of a semiconductor chip on a mounting substrate of a CSP product, a BGA, CS having a hole formed at a substantially central portion is provided.
A step of mounting a semiconductor bare chip on a mounting substrate of a P product, and a step of injecting resin from the hole from the back surface with the mounting substrate facing upward and sealing the resin are performed.

【0008】したがって、フリップチップを使用したB
GA,CSP製品の樹脂封止は空洞無しの封止を行うこ
とができる。 (2)上記(1)記載のフリップチップ型半導体装置の
樹脂封止方法において、前記ホールからの樹脂注入は、
樹脂コータの定点からの樹脂吐出によるようにしたもの
である。
Therefore, B using flip chip
GA and CSP products can be sealed without voids. (2) In the resin sealing method for a flip-chip type semiconductor device according to the above (1), the resin injection from the hole includes:
This is based on resin discharge from a fixed point of the resin coater.

【0009】したがって、任意の基板位置より塗布を行
うだけであり、樹脂コータの塗布部を移動させずに、容
易に封止を行うことができる。
Therefore, the coating can be performed only from an arbitrary substrate position, and the sealing can be easily performed without moving the coating portion of the resin coater.

【0010】[0010]

【発明の実施の形態】以下、本発明の実施の形態につい
て図面を参照して詳細に説明する。図1は本発明の実施
例を示すBGA,CSP基板の斜視図である。この図に
示すように、BGA,CSP基板(フリップチップ型半
導体装置の搭載基板)1にはパッド2が形成されてお
り、そのBGA,CSP基板1の中央にホール3が形成
されている。このホール3は樹脂を流し込むためのもの
であり、寸法は基板の大きさにより任意に決定する。基
板設計時は穴を空けるために配線を考慮し、設計を行
う。
Embodiments of the present invention will be described below in detail with reference to the drawings. FIG. 1 is a perspective view of a BGA and CSP substrate showing an embodiment of the present invention. As shown in this figure, a pad 2 is formed on a BGA / CSP substrate (a mounting substrate of a flip-chip type semiconductor device) 1, and a hole 3 is formed at the center of the BGA / CSP substrate 1. The holes 3 are for pouring resin, and the dimensions are arbitrarily determined according to the size of the substrate. When designing the board, the wiring is taken into account to make the holes.

【0011】以下、本発明の実施例を示す半導体チップ
の封止方法について図を参照しながら説明する。図2は
本発明の実施例を示す半導体ベアチップの封止工程断面
図である。 (1)まず、図2(a)に示すように、半導体チップ
(フリップチップ)4の電極5上にハンダバンプ6を形
成し、基板1上のパッド2に合わせ、半導体チップ4を
リフロー等により搭載する。
Hereinafter, a method of sealing a semiconductor chip according to an embodiment of the present invention will be described with reference to the drawings. FIG. 2 is a sectional view showing a step of sealing a semiconductor bare chip according to an embodiment of the present invention. (1) First, as shown in FIG. 2A, a solder bump 6 is formed on an electrode 5 of a semiconductor chip (flip chip) 4, and the semiconductor chip 4 is mounted by reflow or the like according to the pad 2 on the substrate 1. I do.

【0012】(2)次に、図2(b)に示すように、半
導体チップ4を搭載後、基板1の裏面を上にし、吐出器
8を用いてホール3より封止樹脂7を流し込む。 (3)そこで、封止樹脂7は半導体チップ4の端面まで
流れ込むと、表面張力により、図2(c)に示すよう
に、フィレットができ、封止樹脂7の広がりは止まり、
基板1の上部まで封止すれば完了である。
(2) Next, as shown in FIG. 2B, after the semiconductor chip 4 is mounted, the sealing resin 7 is poured from the hole 3 using the discharger 8 with the back surface of the substrate 1 facing upward. (3) Then, when the sealing resin 7 flows to the end face of the semiconductor chip 4, a fillet is formed due to surface tension as shown in FIG. 2C, and the spreading of the sealing resin 7 stops.
The process is completed when the upper part of the substrate 1 is sealed.

【0013】このように、本発明の半導体チップの封止
方法を使用することにより、フリップチップを使用した
BGA,CSP製品の樹脂封止は、空洞無しの封止を行
うことができる。また、上記の半導体ベアチップの封止
方法では、任意の基板位置より塗布を行うだけであり、
樹脂コータの塗布部を移動させずに、容易に封止をする
ことができる。
As described above, by using the semiconductor chip sealing method of the present invention, resin sealing of BGA and CSP products using a flip chip can be performed without a cavity. Further, in the method of sealing a semiconductor bare chip described above, it is only necessary to perform coating from an arbitrary substrate position.
The sealing can be easily performed without moving the application portion of the resin coater.

【0014】なお、図2においては、半導体チップ4の
外側に配置された電極5へのハンダバンプ6の接続につ
いてのみ示されているが、図1に示すように、基板1に
は多くのパッド2を形成しておき、これに対応して、半
導体チップ4の略中央部(基板1のホール3に対応する
部分)を除く部分に多くの電極(図示なし)を形成し、
それらの電極への接続を行うように構成できることは言
うまでもない。
Although FIG. 2 shows only the connection of the solder bumps 6 to the electrodes 5 disposed outside the semiconductor chip 4, as shown in FIG. In response to this, a number of electrodes (not shown) are formed in a portion of the semiconductor chip 4 except for a substantially central portion (a portion corresponding to the hole 3 of the substrate 1),
It goes without saying that it can be configured to make connections to those electrodes.

【0015】なお、本発明は上記実施例に限定されるも
のではなく、本発明の趣旨に基づいて種々の変形が可能
であり、これらを本発明の範囲から排除するものではな
い。
It should be noted that the present invention is not limited to the above embodiment, and various modifications are possible based on the spirit of the present invention, and these are not excluded from the scope of the present invention.

【0016】[0016]

【発明の効果】以上、詳細に説明したように、本発明に
よれば、以下のような効果を奏することができる。 (1)請求項1記載の発明によれば、フリップチップを
使用したBGA,CSP製品の樹脂封止を空洞無しで行
うことができるので、信頼性の高いBGA,CSP製品
を得ることができる。
As described above, according to the present invention, the following effects can be obtained. (1) According to the first aspect of the invention, resin sealing of a BGA or CSP product using a flip chip can be performed without a cavity, so that a highly reliable BGA or CSP product can be obtained.

【0017】また、フリップチップ実装の樹脂の高さを
低くすることができる。 (2)請求項2記載の発明によれば、任意の基板位置よ
り塗布を行うだけであり、樹脂コータの塗布部を移動さ
せずに、容易に封止を行うことができる。
Further, the height of the flip-chip mounting resin can be reduced. (2) According to the second aspect of the present invention, the coating can be performed only from an arbitrary substrate position, and the sealing can be easily performed without moving the coating portion of the resin coater.

【図面の簡単な説明】[Brief description of the drawings]

【図1】本発明の実施例を示すBGA,CSP基板の斜
視図である。
FIG. 1 is a perspective view of a BGA, CSP substrate showing an embodiment of the present invention.

【図2】本発明の実施例を示す半導体ベアチップの封止
工程断面図である。
FIG. 2 is a sectional view showing a step of sealing a semiconductor bare chip according to an embodiment of the present invention.

【符号の説明】[Explanation of symbols]

1 BGA,CSP基板(フリップチップ型半導体装
置の搭載基板) 2 パッド 3 ホール 4 半導体チップ(フリップチップ) 5 電極 6 ハンダバンプ 7 封止樹脂 8 吐出器
DESCRIPTION OF SYMBOLS 1 BGA, CSP board (substrate for mounting a flip chip type semiconductor device) 2 Pad 3 Hole 4 Semiconductor chip (flip chip) 5 Electrode 6 Solder bump 7 Sealing resin 8 Dispenser

Claims (2)

【特許請求の範囲】[Claims] 【請求項1】 フリップチップ型半導体装置の搭載基板
への半導体チップの樹脂封止方法において、(a)略中
央部にホールが形成された前記搭載基板に半導体チップ
を搭載する工程と、(b)前記搭載基板を上にして裏面
より前記ホールから樹脂を注入して、樹脂封止する工程
とを施すことを特徴とするフリップチップ型半導体装置
の樹脂封止方法。
1. A method of resin sealing a semiconductor chip on a mounting substrate of a flip-chip type semiconductor device, comprising: (a) mounting a semiconductor chip on the mounting substrate having a hole formed at a substantially central portion; A) injecting a resin from the hole from the back surface with the mounting substrate facing upward, and sealing the resin.
【請求項2】 請求項1記載のフリップチップ型半導体
装置の樹脂封止方法において、前記ホールからの樹脂注
入は、樹脂コータの定点からの樹脂吐出によることを特
徴とするフリップチップ型半導体装置の樹脂封止方法。
2. The method according to claim 1, wherein the resin is injected from the hole by discharging the resin from a fixed point of a resin coater. Resin sealing method.
JP2187897A 1997-02-05 1997-02-05 Method of sealing flip-chip semiconductor device with resin Withdrawn JPH10223665A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP2187897A JPH10223665A (en) 1997-02-05 1997-02-05 Method of sealing flip-chip semiconductor device with resin

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2187897A JPH10223665A (en) 1997-02-05 1997-02-05 Method of sealing flip-chip semiconductor device with resin

Publications (1)

Publication Number Publication Date
JPH10223665A true JPH10223665A (en) 1998-08-21

Family

ID=12067390

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2187897A Withdrawn JPH10223665A (en) 1997-02-05 1997-02-05 Method of sealing flip-chip semiconductor device with resin

Country Status (1)

Country Link
JP (1) JPH10223665A (en)

Cited By (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN107567186A (en) * 2017-08-28 2018-01-09 维沃移动通信有限公司 A kind of attaching method and circuit board
CN107911936A (en) * 2017-10-30 2018-04-13 维沃移动通信有限公司 A kind of circuit board, the processing method of circuit board and electronic equipment
WO2020238727A1 (en) * 2019-05-24 2020-12-03 华为技术有限公司 Support and electronic device
CN116321788A (en) * 2021-10-13 2023-06-23 苏州康尼格电子科技股份有限公司 PCBA (printed circuit board assembly) board packaging equipment and PCBA board packaging method
CN116313858A (en) * 2023-05-25 2023-06-23 赛晶亚太半导体科技(北京)有限公司 Welding method for fixture-free fixation of high-power IGBT module

Cited By (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN107567186A (en) * 2017-08-28 2018-01-09 维沃移动通信有限公司 A kind of attaching method and circuit board
CN107567186B (en) * 2017-08-28 2020-04-24 维沃移动通信有限公司 Surface mounting method and circuit board
CN107911936A (en) * 2017-10-30 2018-04-13 维沃移动通信有限公司 A kind of circuit board, the processing method of circuit board and electronic equipment
CN107911936B (en) * 2017-10-30 2019-11-19 维沃移动通信有限公司 The processing method and electronic equipment of a kind of circuit board, circuit board
WO2020238727A1 (en) * 2019-05-24 2020-12-03 华为技术有限公司 Support and electronic device
CN116321788A (en) * 2021-10-13 2023-06-23 苏州康尼格电子科技股份有限公司 PCBA (printed circuit board assembly) board packaging equipment and PCBA board packaging method
CN116321788B (en) * 2021-10-13 2024-02-06 苏州康尼格电子科技股份有限公司 PCBA (printed circuit board assembly) board packaging equipment and PCBA board packaging method
CN116313858A (en) * 2023-05-25 2023-06-23 赛晶亚太半导体科技(北京)有限公司 Welding method for fixture-free fixation of high-power IGBT module

Similar Documents

Publication Publication Date Title
JP3648053B2 (en) Semiconductor device
US6291264B1 (en) Flip-chip package structure and method of fabricating the same
US8217520B2 (en) System-in-package packaging for minimizing bond wire contamination and yield loss
US7116000B2 (en) Underfilled, encapsulated semiconductor die assemblies and methods of fabrication
US6653720B2 (en) Semiconductor electronic parts
US6498054B1 (en) Method of underfilling a flip-chip semiconductor device
JPH10270477A (en) Manufacture of semiconductor package
JPH10223665A (en) Method of sealing flip-chip semiconductor device with resin
JP4942420B2 (en) Flip chip bonded package
US6221697B1 (en) Chip scale package and manufacturing method thereof
JP2001210667A (en) Manufacturing method for semiconductor device
CN100452377C (en) Chip and packaging structure
JPH11168116A (en) Electrode bump for semiconductor chip
JP3650748B2 (en) Semiconductor package and manufacturing method thereof
US6953711B2 (en) Flip chip on lead frame
JP2004055609A (en) Method of resin sealing
JP2006066551A (en) Method for manufacturing semiconductor device
JP3648238B2 (en) Manufacturing method of semiconductor device
JP3134837B2 (en) Device resin sealing structure and sealing method
KR100648044B1 (en) Method for manufacturing semiconductor package
JP2001257223A (en) Mounting structure of electronic part with bump
KR20070000178A (en) Flip chip package
JPH10112481A (en) Semiconductor device
TW202135247A (en) Flip-chip semiconductor package and packaging method thereof
JP2002151643A (en) Semiconductor device

Legal Events

Date Code Title Description
A300 Withdrawal of application because of no request for examination

Free format text: JAPANESE INTERMEDIATE CODE: A300

Effective date: 20040406