JPH0937238A - Display device for plural screens - Google Patents

Display device for plural screens

Info

Publication number
JPH0937238A
JPH0937238A JP18273995A JP18273995A JPH0937238A JP H0937238 A JPH0937238 A JP H0937238A JP 18273995 A JP18273995 A JP 18273995A JP 18273995 A JP18273995 A JP 18273995A JP H0937238 A JPH0937238 A JP H0937238A
Authority
JP
Japan
Prior art keywords
circuit
video
signal
display device
video signal
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP18273995A
Other languages
Japanese (ja)
Inventor
Tadashi Sunami
忠史 角南
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Hitachi Denshi KK
Original Assignee
Hitachi Denshi KK
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Hitachi Denshi KK filed Critical Hitachi Denshi KK
Priority to JP18273995A priority Critical patent/JPH0937238A/en
Publication of JPH0937238A publication Critical patent/JPH0937238A/en
Pending legal-status Critical Current

Links

Landscapes

  • Closed-Circuit Television Systems (AREA)

Abstract

PROBLEM TO BE SOLVED: To display a received video signal without deterioration and to display plural screens without use by one video image storage circuit of expensive components. SOLUTION: A video signal from a camera 2 is given to a synthesis circuit 10 via a changeover circuit 6 closed only for a display period. Furthermore, after the video signal of a camera 2-n is once written in a storage circuit, the read of the signal is controlled by a display control circuit so as not to be overlapped with the signal after other video signal of the camera 2 is selected and the result is given to the synthesis circuit 10 as a display signal of the camera 2-n and displayed on a video monitor 7.

Description

【発明の詳細な説明】Detailed Description of the Invention

【0001】[0001]

【発明の属する技術分野】本発明は、複数のカメラで撮
像した非同期の映像信号を映像記憶回路に入力し、それ
らの画面の必要な部分を取り出し、1台のモニタに表示
する複数画面表示装置に関するものである。
BACKGROUND OF THE INVENTION 1. Field of the Invention The present invention relates to a multi-screen display device for inputting asynchronous video signals picked up by a plurality of cameras to a video storage circuit, extracting necessary portions of those screens, and displaying them on one monitor. It is about.

【0002】[0002]

【従来の技術】図3は複数のテレビカメラで撮像された
映像信号と、これらをそれぞれ記憶する映像記憶回路を
有している複数画面表示装置の概略構成を示すブロック
図である。以下動作を説明する。カメラ2−1、2−2
〜2−nからの映像信号はそれぞれ低域通過フィルタ2
2−1〜22−nにより高域成分をカットされた後、A
/D変換回路23−1〜23nによりデジタル信号に変
換され、それぞれ映像記憶回路18−1〜18−nに一
旦記憶される。次に、表示制御回路19により表示に必
要な部分を決定した後、表示制御回路19の制御のもと
に読み出し制御回路29−1〜29−nによりそれぞれ
の映像記憶回路18−1〜18−nから表示に必要な部
分を順次読み出し、D/A変換回路24−1〜24−n
によりアナログ信号に変換された後、合成回路20によ
り合成されて、ビデオモニタ7に複数のカメラの映像が
表示される。
2. Description of the Related Art FIG. 3 is a block diagram showing a schematic construction of a video signal picked up by a plurality of television cameras and a multi-screen display device having a video storage circuit for storing the video signals. The operation will be described below. Cameras 2-1 and 2-2
The video signals from 2-n are low pass filters 2 respectively.
After cutting the high frequency components by 2-1 to 22-n, A
The signals are converted into digital signals by the / D conversion circuits 23-1 to 23n and temporarily stored in the video storage circuits 18-1 to 18-n, respectively. Next, after the display control circuit 19 determines the portion required for display, the read control circuits 29-1 to 29-n under the control of the display control circuit 19 respectively control the video storage circuits 18-1 to 18-. The portions required for display are sequentially read from n, and D / A conversion circuits 24-1 to 24-n
After being converted into an analog signal by means of, the synthesizing circuit 20 performs synthesizing and the images of a plurality of cameras are displayed on the video monitor 7.

【0003】[0003]

【発明が解決しようとする課題】前述の従来技術では、
高解像度のカメラ等の信号源を使用しても、全ての入力
映像信号が低域通過フィルタにより高域成分をカットさ
れること、またA/D変換回路、D/A変換回路による
画質の劣化を受ける等、高解像度のカメラ等を使用する
効果がないという問題がある。また、入力映像信号数に
応じた数の低域通過フィルタ、A/D変換回路、D/A
変換回路、映像記憶回路が必要となり、高価な部品を使
用することによる価格アップの問題がある。
In the above-mentioned prior art,
Even if a signal source such as a high-resolution camera is used, all input video signals have high-pass components cut by a low-pass filter, and image quality is deteriorated by an A / D conversion circuit and a D / A conversion circuit. However, there is a problem in that it is not effective to use a high-resolution camera or the like. Also, a number of low-pass filters, A / D conversion circuits, D / A's corresponding to the number of input video signals are provided.
A conversion circuit and a video storage circuit are required, and there is a problem of cost increase due to the use of expensive parts.

【0004】本発明の第1の目的は複数入力された映像
信号の内、少なくとも一つの映像信号を劣化無く表示す
ることにある。本発明の第2の目的は低域通過フィル
タ、A/D変換回路、D/A変換回路、映像記憶回路の
高価な部品を1回路分使用することなく複数画面表示装
置を提供することにある。
A first object of the present invention is to display at least one video signal among a plurality of input video signals without deterioration. A second object of the present invention is to provide a multi-screen display device without using expensive low-pass filters, A / D conversion circuits, D / A conversion circuits, and video storage circuits for one circuit. .

【0005】[0005]

【課題を解決するための手段】本発明は上記目的を達成
するために、入力された複数の映像信号の内一つを劣化
無く表示するために必要な映像信号を基準信号とし、最
終映像出力信号の同期信号の位相を決定する。その他の
入力映像信号は映像記憶回路に記憶させ、劣化無く表示
を行なう映像信号以外の部分に表示するため、映像記憶
回路より必要な期間のみ読み出し、劣化無く表示を行な
う映像信号と合成し、最終映像信号として出力する。そ
の結果、基準とした映像部分に関しては劣化のほとんど
無い映像信号を出力することができる。また、基準とし
た映像部分用映像記憶回路が不要となり回路規模の低減
により、小形で、低価格を特徴とした装置となる。
In order to achieve the above object, the present invention uses a video signal necessary for displaying one of a plurality of input video signals without deterioration as a reference signal and outputs a final video output. Determine the phase of the sync signal of the signal. Other input video signals are stored in the video storage circuit and displayed on the part other than the video signal which is displayed without deterioration. Therefore, it is read from the video storage circuit only for a necessary period and is combined with the video signal which is displayed without deterioration, and the final Output as a video signal. As a result, it is possible to output a video signal with almost no deterioration in the reference video portion. In addition, the image storage circuit for the image portion used as the reference is not required, and the circuit scale is reduced, resulting in a compact and low-priced device.

【0006】[0006]

【発明の実施の形態】以下この発明の一実施例を図1お
よび図2により説明する。カメラ2の映像信号3は切り
換え回路6に入力され、切り換え回路27により切り換
え回路6を制御し表示部分12のみを通過させ信号13
となり合成回路10に入力される。一方、カメラ2−1
の映像信号4は低域通過フィルタ21−1により高域成
分をカットされた後、A/D変換回路25−1によりデ
ジタル信号に変換され、映像記憶回路11−1により一
旦記憶される。表示制御回路9により表示に必要な部分
をt1(図2に示す)だけ遅らせて、読み出し制御回路
28−1〜28−nにより表示部分14を読み出し、D
/A変換回路26によりアナログ信号に変換された後、
信号16となり合成回路10に入力される。合成回路1
0により信号13と信号16を合成した出力映像信号5
が得られる。なお、カメラ2−nについては省略した
が、上記カメラ2−1に説明したと同様に映像記憶回路
11−nに記憶し、表示に必要な部分だけを読み出し、
遅延しモニタ上に合成することもできる。
BEST MODE FOR CARRYING OUT THE INVENTION An embodiment of the present invention will be described below with reference to FIGS. The video signal 3 from the camera 2 is input to the switching circuit 6, and the switching circuit 27 controls the switching circuit 6 so that only the display portion 12 is allowed to pass through and the signal 13
Then, it is input to the synthesis circuit 10. On the other hand, the camera 2-1
The high-pass component of the video signal 4 is cut by the low-pass filter 21-1, converted into a digital signal by the A / D conversion circuit 25-1, and temporarily stored by the video storage circuit 11-1. The display control circuit 9 delays the portion required for display by t1 (shown in FIG. 2), the read control circuits 28-1 to 28-n read the display portion 14, and D
After being converted into an analog signal by the / A conversion circuit 26,
The signal 16 is input to the synthesizing circuit 10. Synthesis circuit 1
Output video signal 5 that is a combination of signal 13 and signal 16 by 0
Is obtained. Although the camera 2-n is omitted, it is stored in the video storage circuit 11-n in the same manner as described for the camera 2-1 and only the portion necessary for display is read out.
It is possible to delay and synthesize on the monitor.

【0007】[0007]

【発明の効果】以上説明したように、本発明は、基準と
なる映像信号はテレビカメラから直接劣化無く表示する
ことができ、カメラ、ビデオモニタ等の画質に関する性
能を十分発揮することができる。また、全ての映像信号
の位相を変えるのではなく、同期信号の位相を、基準と
なる映像信号に合わせることにより、映像記憶回路、A
/D変換回路、D/A変換回路、フィタ回路等の高価な
部品を1回路分不要となり、経済性にすぐれ、回路を簡
略化することができる。
As described above, according to the present invention, the reference video signal can be directly displayed from the television camera without deterioration, and the performance relating to the image quality of the camera, the video monitor and the like can be sufficiently exhibited. Further, instead of changing the phases of all the video signals, the phase of the synchronization signal is adjusted to the reference video signal, so that the video storage circuit, A
It is not necessary to use expensive components such as a D / D conversion circuit, a D / A conversion circuit, and a filter circuit for one circuit, which is excellent in economic efficiency and can be simplified.

【図面の簡単な説明】[Brief description of drawings]

【図1】本発明の一実施例を示すブロック図である。FIG. 1 is a block diagram showing one embodiment of the present invention.

【図2】本発明の一実施例を説明するための波形図であ
る。
FIG. 2 is a waveform chart for explaining one embodiment of the present invention.

【図3】従来の技術を示すブロック図である。FIG. 3 is a block diagram showing a conventional technique.

【符号の説明】[Explanation of symbols]

2,2−1〜2−n カメラ 3 カメラ1の映像信号 4 カメラ2の映像信号 5 出力映像信号 6 切り換え回路 7 ビデオモニタ 9 表示制御回路 10 合成回路 11 映像記憶回路 12 カメラ1の映像表示範囲 13 カメラ1の表示信号 14 カメラ2の映像表示範囲 16 カメラ2の表示信号 21−1〜21−n 低域通過フィルタ 25−1〜25−n A/D変換回路 26−1〜26−n D/A変換回路 27 切り換え制御回路 28−1〜28−n 読み出し制御回路 2, 2-1 to 2-n camera 3 video signal of camera 1 4 video signal of camera 2 5 output video signal 6 switching circuit 7 video monitor 9 display control circuit 10 combining circuit 11 video storage circuit 12 video display range of camera 1 13 display signal of camera 1 14 image display range of camera 2 16 display signal of camera 2 21-1 to 21-n low-pass filter 25-1 to 25-n A / D conversion circuit 26-1 to 26-n D / A conversion circuit 27 switching control circuit 28-1 to 28-n read control circuit

Claims (3)

【特許請求の範囲】[Claims] 【請求項1】 複数の映像信号を表示する複数画面表示
装置において、上記複数の映像信号の内、少なくとも1
つの映像信号は、テレビカメラから直接送られた映像信
号であり、他の映像信号は、画像記憶回路に記憶された
映像信号であり、上記複数の映像信号をそれぞれ表示す
べき範囲を抽出して表示することを特徴とする複数画面
表示装置。
1. A multi-screen display device for displaying a plurality of video signals, wherein at least one of the plurality of video signals is selected.
One video signal is a video signal directly sent from the television camera, the other video signal is a video signal stored in the image storage circuit, and a range for displaying each of the plurality of video signals is extracted. A multi-screen display device characterized by displaying.
【請求項2】 請求項1記載の複数画面表示装置におい
て、複数の映像信号を入力し、その中の一つの映像信号
の一部分を取り出すための映像切り換え回路とその他の
映像信号を遅延させる回路と、それらを制御する回路に
より、複数の映像信号を1画面内に表示することを特徴
とする複数画面表示装置。
2. The multi-screen display device according to claim 1, further comprising: a video switching circuit for inputting a plurality of video signals and extracting a part of one of the video signals, and a circuit for delaying the other video signals. A multi-screen display device, wherein a plurality of video signals are displayed on one screen by a circuit controlling them.
【請求項3】 請求項2記載の複数画面表示装置におい
て、複数の入力映像信号の内一つの映像信号を切り変え
る回路と、その他の入力映像信号から同期信号を抽出し
て、その同期で映像情報を書き込む画像記憶回路を、そ
れぞれの切り換えタイミングと読みだしタイミングによ
り制御する機能を有した表示制御回路と、切り換えられ
た映像と画像記憶回路から読みだされた映像を合成する
回路とを有することを特徴とする複数画面表示装置。
3. The multi-screen display device according to claim 2, wherein a circuit for switching one video signal among a plurality of input video signals and a sync signal from another input video signal are extracted, and the video is synchronized with the sync signal. A display control circuit having a function of controlling an image storage circuit for writing information by respective switching timing and reading timing, and a circuit for synthesizing a switched image and an image read from the image storing circuit A multi-screen display device characterized by.
JP18273995A 1995-07-19 1995-07-19 Display device for plural screens Pending JPH0937238A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP18273995A JPH0937238A (en) 1995-07-19 1995-07-19 Display device for plural screens

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP18273995A JPH0937238A (en) 1995-07-19 1995-07-19 Display device for plural screens

Publications (1)

Publication Number Publication Date
JPH0937238A true JPH0937238A (en) 1997-02-07

Family

ID=16123598

Family Applications (1)

Application Number Title Priority Date Filing Date
JP18273995A Pending JPH0937238A (en) 1995-07-19 1995-07-19 Display device for plural screens

Country Status (1)

Country Link
JP (1) JPH0937238A (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2008102764A1 (en) * 2007-02-23 2008-08-28 Toyota Jidosha Kabushiki Kaisha Vehicle environment monitoring device and car environment monitoring method

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2008102764A1 (en) * 2007-02-23 2008-08-28 Toyota Jidosha Kabushiki Kaisha Vehicle environment monitoring device and car environment monitoring method

Similar Documents

Publication Publication Date Title
CA2010687C (en) Television system with zoom capability for at least one inset picture
JPH087567B2 (en) Image display device
JP2003015617A (en) Method and device for video signal processing
JPH0686240A (en) Method and apparatus for conversion of screen aspect ratio of television
JPH0937238A (en) Display device for plural screens
TW312076B (en)
JP3295036B2 (en) Multi-screen display device
JPH0759055A (en) Video signal system converter
JPH1188826A (en) Picture compositing device
JP2737557B2 (en) Dual screen television receiver and dual screen processing circuit
JP3883248B2 (en) Pixel number converter
JP2000125284A (en) Monitor camera system
JP3316611B2 (en) Imaging system
JP3258723B2 (en) Multi vision system
JPH06292152A (en) Video signal converter
JPH0454080A (en) Picture transmission receiver
JPH0212383A (en) Image synthesizing device
JPH0759004A (en) Multi-screen display device
JP3603683B2 (en) Video encoder circuit and television system conversion method
JPS63269874A (en) Picture synthesizing device for displaying picture of plural itv cameras on one monitoring receiver
JPH0738806A (en) Signal switching device
JPH1074075A (en) Picture synthesizer
JPH0832872A (en) Display device and memory device
JPH0435592A (en) Picture signal transmission system
JPH0698324A (en) Picture information transmission system