JPH09312187A - Cpu socket - Google Patents
Cpu socketInfo
- Publication number
- JPH09312187A JPH09312187A JP12687696A JP12687696A JPH09312187A JP H09312187 A JPH09312187 A JP H09312187A JP 12687696 A JP12687696 A JP 12687696A JP 12687696 A JP12687696 A JP 12687696A JP H09312187 A JPH09312187 A JP H09312187A
- Authority
- JP
- Japan
- Prior art keywords
- layer
- cpu
- capacitor
- contact
- lsi
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Landscapes
- Connecting Device With Holders (AREA)
Abstract
Description
【0001】[0001]
【発明の属する技術分野】本発明はCPUソケット、特
に、多ピンのパソコン用CPU等のLSIが挿入される
コンデンサ付のCPUソケットに関する。BACKGROUND OF THE INVENTION 1. Field of the Invention The present invention relates to a CPU socket, and more particularly to a CPU socket with a capacitor into which an LSI such as a multi-pin personal computer CPU is inserted.
【0002】[0002]
【従来の技術】CPU用のIC等が挿入されるソケット
には、ICのピンを伝わる不用信号を減衰させるため
に、デスクリートなコンデンサが搭載されていた。(例
えば、実開昭56−138488号公報参照) 通常、ICの電源端子付近には電源ノイズを除去するた
めコンデンサが必要である。多電源を必要とするIC
や、筐体外に輻射される妨害電磁波を除去する等の目的
で、ICのピンのなるべく近くに複数のコンデンサを配
置しようとするとソケットの形状が大きくなり、配線の
引き回しが必要となり浮遊インダクタンスが大きくなっ
て回路特性に影響を与える。2. Description of the Related Art A socket into which an IC for a CPU is inserted is equipped with a discrete capacitor for attenuating an unnecessary signal transmitted through a pin of the IC. (See, for example, Japanese Utility Model Laid-Open No. 56-138488) Usually, a capacitor is required near the power supply terminal of an IC to remove power supply noise. ICs that require multiple power supplies
Also, if you try to place multiple capacitors as close as possible to the IC pins for the purpose of removing the interference electromagnetic waves radiated to the outside of the housing, the shape of the socket becomes large, and the wiring needs to be routed, and the stray inductance becomes large. Will affect the circuit characteristics.
【0003】[0003]
【発明が解決しようとする課題】上述した従来のCPU
ソケットは、小型化が困難で、回路特性が低下するとい
う欠点があった。The conventional CPU described above.
The socket has a drawback that it is difficult to miniaturize and the circuit characteristics are deteriorated.
【0004】[0004]
【課題を解決するための手段】第1の発明のCPUソケ
ットは、CPU用のLSIのすべてのピンに対応する数
のスルーホールがあけられており電極層と誘電体層を有
する多層基板にコンタクトを挿入し、前記多層基板の下
面よりコンタクトリードを出し、前記電極層と誘電体層
を利用して形成された積層型のコンデンサに前記コンタ
クトを電気的に接続する。The CPU socket of the first invention has a number of through holes corresponding to all pins of an LSI for a CPU, and contacts a multilayer substrate having an electrode layer and a dielectric layer. Is inserted, a contact lead is taken out from the lower surface of the multilayer substrate, and the contact is electrically connected to a laminated capacitor formed by using the electrode layer and the dielectric layer.
【0005】第2の発明のCPUソケットは、前記積層
型のコンデンサが接続されるコンタクトが、前記LSI
のVccピンとGNDピンに対応するコントクトであ
る。In the CPU socket of the second invention, the contact to which the laminated capacitor is connected is the LSI.
This is a contract corresponding to the Vcc pin and the GND pin of.
【0006】[0006]
【発明の実施の形態】次に、本発明について図面を参照
して詳細に説明する。DESCRIPTION OF THE PREFERRED EMBODIMENTS Next, the present invention will be described in detail with reference to the drawings.
【0007】図1は本発明の一実施形態を示す一部破断
側面図である。図1に示すCPUソケットは、LSI9
のすべてのピンに対応する数のスルーホールA11,B
12・・・・・があけられている多層基板101に、コ
ンタクトA17,B18・・・・・を挿入し、多層基板
101の下面より出ているコンタクトリードA19,B
20・・・・により図示省略した本体側の基板に接続さ
れる。多層基板101は、ハウジング1a〜1bの間
に、絶縁層5,GND層2,コンデンサ層3,Vcc層
4等を有する。コンデンサ層3はさらに電極層6,8と
誘電体層7とに分けられている。FIG. 1 is a partially cutaway side view showing an embodiment of the present invention. The CPU socket shown in FIG.
Through holes A11, B corresponding to all pins of
The contacts A17, B18 ... Are inserted into the multi-layer substrate 101 in which 12 ...
.. is connected to a main body side substrate (not shown). The multilayer substrate 101 has an insulating layer 5, a GND layer 2, a capacitor layer 3, a Vcc layer 4 and the like between the housings 1a and 1b. The capacitor layer 3 is further divided into electrode layers 6 and 8 and a dielectric layer 7.
【0008】CPUとして用いられるLSI9のピン配
置は確定しているから、CPUソケットとしてはGND
ピン10に対応するスルーホールA11に内層接続ラン
ドA13を,Vccピン11に対応するスルーホールB
12に内層接続ランドB14を設け、内層接続ランドA
13と内層接続ランドB14との間に、誘電体層7を中
にはさんで電極6b,8bで形成されたコンデンサ12
を、電極層6,8を用いて接続すれば、Vccピン11
に存在するノイズをGNDピン11の方にバイパスでき
る。Since the pin arrangement of the LSI 9 used as a CPU is fixed, the CPU socket is GND
The inner layer connection land A13 is provided in the through hole A11 corresponding to the pin 10 and the through hole B is provided in the Vcc pin 11
The inner layer connection land B14 is provided in 12 and the inner layer connection land A
A capacitor 12 formed of electrodes 6b and 8b with a dielectric layer 7 interposed between the capacitor 13 and the inner layer connection land B14.
Is connected by using the electrode layers 6 and 8, the Vcc pin 11
The noise present at 1 can be bypassed towards GND pin 11.
【0009】[0009]
【発明の効果】本発明のCPUソケットは、コンデンサ
を内蔵する多層基板にコンタクトを挿入したので、小型
化が容易で、回路特性特性を向上できるという効果があ
る。Since the CPU socket of the present invention has the contacts inserted in the multilayer substrate containing the capacitor, it is easy to miniaturize and the circuit characteristic characteristics can be improved.
【図1】本発明の一実施形態を示す一部破断側面図であ
る。FIG. 1 is a partially cutaway side view showing an embodiment of the present invention.
1 コンタクト 2 GND層 3 コンデンサ層 4 Vcc層 5 絶縁層 6 電極層 7 誘電体層 8 電極層 9 LSI 10 GNDピン 11 Vccピン 12 コンデンサ 1 Contact 2 GND Layer 3 Capacitor Layer 4 Vcc Layer 5 Insulating Layer 6 Electrode Layer 7 Dielectric Layer 8 Electrode Layer 9 LSI 10 GND Pin 11 Vcc Pin 12 Capacitor
Claims (4)
する数のスルーホールがあけられており電極層と誘電体
層を有する多層基板にコンタクトを挿入し、前記多層基
板の下面よりコンタクトリードを出し、前記電極層と誘
電体層を利用して形成された積層型のコンデンサに前記
コンタクトを電気的に接続することを特徴とするCPU
ソケット。1. A contact is inserted into a multilayer substrate having a number of through holes corresponding to all pins of a CPU LSI and having an electrode layer and a dielectric layer, and contact leads are provided from the lower surface of the multilayer substrate. The CPU is characterized in that the contact is electrically connected to a multilayer capacitor formed by utilizing the electrode layer and the dielectric layer.
socket.
ンタクトが、前記LSIのVccピンとGNDピンに対
応するコントクトである請求項1記載のCPUソケッ
ト。2. The CPU socket according to claim 1, wherein the contact to which the multilayer capacitor is connected is a contact corresponding to the Vcc pin and the GND pin of the LSI.
対応するコントクトが挿入される前記スルーホールに内
層接続ランドを設けた請求項1または2記載のCPUソ
ケット。3. The CPU socket according to claim 1, wherein an inner layer connection land is provided in the through hole into which a contact corresponding to the Vcc pin and the GND pin of the LSI is inserted.
された請求項1,2または3記載のCPUソケット。4. The CPU socket according to claim 1, wherein the inner layer connection land is connected to the electrode layer.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP12687696A JP2856706B2 (en) | 1996-05-22 | 1996-05-22 | CPU socket |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP12687696A JP2856706B2 (en) | 1996-05-22 | 1996-05-22 | CPU socket |
Publications (2)
Publication Number | Publication Date |
---|---|
JPH09312187A true JPH09312187A (en) | 1997-12-02 |
JP2856706B2 JP2856706B2 (en) | 1999-02-10 |
Family
ID=14946040
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP12687696A Expired - Fee Related JP2856706B2 (en) | 1996-05-22 | 1996-05-22 | CPU socket |
Country Status (1)
Country | Link |
---|---|
JP (1) | JP2856706B2 (en) |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2016153796A (en) * | 2016-03-31 | 2016-08-25 | スリーエム イノベイティブ プロパティズ カンパニー | Ic device testing socket |
WO2023120708A1 (en) * | 2021-12-24 | 2023-06-29 | パナソニックIpマネジメント株式会社 | Electrolytic capacitor and method for manufacturing electrolytic capacitor |
Families Citing this family (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP5788166B2 (en) | 2010-11-02 | 2015-09-30 | 新光電気工業株式会社 | Connection terminal structure, manufacturing method thereof, and socket |
-
1996
- 1996-05-22 JP JP12687696A patent/JP2856706B2/en not_active Expired - Fee Related
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2016153796A (en) * | 2016-03-31 | 2016-08-25 | スリーエム イノベイティブ プロパティズ カンパニー | Ic device testing socket |
WO2023120708A1 (en) * | 2021-12-24 | 2023-06-29 | パナソニックIpマネジメント株式会社 | Electrolytic capacitor and method for manufacturing electrolytic capacitor |
Also Published As
Publication number | Publication date |
---|---|
JP2856706B2 (en) | 1999-02-10 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US5488540A (en) | Printed circuit board for reducing noise | |
JPH01233795A (en) | Hybrid integrated circuit | |
US11764151B2 (en) | Connection of several circuits of an electronic chip | |
KR20070037332A (en) | Capacitor and electronic apparatus thereof | |
EP1100096A4 (en) | Electronic device and manufacture thereof | |
JPH09312187A (en) | Cpu socket | |
JPH08204377A (en) | Shielding body | |
TW200417140A (en) | Dielectric component array | |
JP4338545B2 (en) | Capacitor sheet | |
US20050275078A1 (en) | High frequency multilayer integrated circuit | |
JPH05189625A (en) | Connector for memory card with grounding plate | |
JPH0462801A (en) | Chip-type electronic parts | |
JPH10290075A (en) | Multilayered circuit board | |
JPH07283580A (en) | Printed wiring board | |
JPH0710979U (en) | Multilayer printed wiring board | |
JP2001060827A (en) | Microstrip line type voltage controlled oscillator | |
JPH06204638A (en) | Printed board | |
JPH10303565A (en) | Multilayered circuit substrate | |
JPH0432252A (en) | Electronic component mounting board | |
JPH09199669A (en) | Printed wiring board module | |
JP2005019009A (en) | Surface-mounted electronic component and electronic circuit device using the same | |
JPH047888A (en) | Flexible wiring board | |
JP2001037076A (en) | Power source | |
JP2009027186A (en) | Capacitor and electronic apparatus | |
JPH01179397A (en) | Mic module |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
A01 | Written decision to grant a patent or to grant a registration (utility model) |
Free format text: JAPANESE INTERMEDIATE CODE: A01 Effective date: 19981027 |
|
LAPS | Cancellation because of no payment of annual fees |