JP2856706B2 - CPU socket - Google Patents
CPU socketInfo
- Publication number
- JP2856706B2 JP2856706B2 JP12687696A JP12687696A JP2856706B2 JP 2856706 B2 JP2856706 B2 JP 2856706B2 JP 12687696 A JP12687696 A JP 12687696A JP 12687696 A JP12687696 A JP 12687696A JP 2856706 B2 JP2856706 B2 JP 2856706B2
- Authority
- JP
- Japan
- Prior art keywords
- layer
- cpu
- socket
- cpu socket
- capacitor
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
Landscapes
- Connecting Device With Holders (AREA)
Description
【0001】[0001]
【発明の属する技術分野】本発明はCPUソケット、特
に、多ピンのパソコン用CPU等のLSIが挿入される
コンデンサ付のCPUソケットに関する。BACKGROUND OF THE INVENTION 1. Field of the Invention The present invention relates to a CPU socket, and more particularly to a CPU socket with a capacitor into which an LSI such as a multi-pin personal computer CPU is inserted.
【0002】[0002]
【従来の技術】CPU用のIC等が挿入されるソケット
には、ICのピンを伝わる不用信号を減衰させるため
に、デスクリートなコンデンサが搭載されていた。(例
えば、実開昭56−138488号公報参照) 通常、ICの電源端子付近には電源ノイズを除去するた
めコンデンサが必要である。多電源を必要とするIC
や、筐体外に輻射される妨害電磁波を除去する等の目的
で、ICのピンのなるべく近くに複数のコンデンサを配
置しようとするとソケットの形状が大きくなり、配線の
引き回しが必要となり浮遊インダクタンスが大きくなっ
て回路特性に影響を与える。2. Description of the Related Art Discrete capacitors are mounted in sockets into which CPU ICs and the like are inserted, in order to attenuate unnecessary signals transmitted through the pins of the ICs. (See, for example, Japanese Utility Model Application Laid-Open No. 56-138488.) Normally, a capacitor is required near the power supply terminal of the IC to remove power supply noise. ICs that require multiple power supplies
If you try to place multiple capacitors as close as possible to the pins of the IC for the purpose of removing interfering electromagnetic waves radiated to the outside of the housing, etc., the shape of the socket becomes large, the wiring needs to be routed, and the stray inductance increases. Affects the circuit characteristics.
【0003】[0003]
【発明が解決しようとする課題】上述した従来のCPU
ソケットは、小型化が困難で、回路特性が低下するとい
う欠点があった。The conventional CPU described above.
The socket has a drawback that it is difficult to reduce the size and the circuit characteristics are deteriorated.
【0004】[0004]
【課題を解決するための手段】第1の発明のCPUソケ
ットは、CPU用のLSIのすべてのピンに対応する数
のスルーホールがあけられており電極層と誘電体層を有
する多層基板にコンタクトを挿入し、前記多層基板の下
面よりコンタクトリードを出し、前記電極層と誘電体層
を利用して形成された積層型のコンデンサに前記コンタ
クトを電気的に接続するCPUソケットにおいて、前記
LSIのVccピンとGNDピンに対応するコントクト
が挿入される前記スルーホールに内層接続ランドを設け
る。 According to a first aspect of the present invention, there is provided a CPU socket having a number of through-holes corresponding to all pins of a CPU LSI, and contacting a multilayer substrate having an electrode layer and a dielectric layer. Insert a contact lead from the lower surface of the multilayer substrate, and electrically connect the contact to a multilayer capacitor formed using the electrode layer and the dielectric layer, wherein the CPU socket,
Contact corresponding to Vcc pin and GND pin of LSI
An inner layer connection land is provided in the through hole into which
You.
【0005】第2の発明のCPUソケットは、第1の発
明において、前記内層接続ランドが前記電極層に接続さ
れる。According to a second aspect of the present invention, in the CPU socket according to the first aspect , the inner layer connection land is connected to the electrode layer.
【0006】[0006]
【発明の実施の形態】次に、本発明について図面を参照
して詳細に説明する。Next, the present invention will be described in detail with reference to the drawings.
【0007】図1は本発明の一実施形態を示す一部破断
側面図である。図1に示すCPUソケットは、LSI9
のすべてのピンに対応する数のスルーホールA11,B
12・・・・・があけられている多層基板101に、コ
ンタクトA17,B18・・・・・を挿入し、多層基板
101の下面より出ているコンタクトリードA19,B
20・・・・により図示省略した本体側の基板に接続さ
れる。多層基板101は、ハウジング1a〜1bの間
に、絶縁層5,GND層2,コンデンサ層3,Vcc層
4等を有する。コンデンサ層3はさらに電極層6,8と
誘電体層7とに分けられている。FIG. 1 is a partially cutaway side view showing an embodiment of the present invention. The CPU socket shown in FIG.
Number of through holes A11, B corresponding to all pins
,... Are inserted into the multilayer substrate 101 having openings, and contact leads A19, B projecting from the lower surface of the multilayer substrate 101 are inserted.
20 are connected to a substrate on the main body side not shown. The multilayer board 101 has an insulating layer 5, a GND layer 2, a capacitor layer 3, a Vcc layer 4, and the like between the housings 1a and 1b. The capacitor layer 3 is further divided into electrode layers 6, 8 and a dielectric layer 7.
【0008】CPUとして用いられるLSI9のピン配
置は確定しているから、CPUソケットとしてはGND
ピン10に対応するスルーホールA11に内層接続ラン
ドA13を,Vccピン11に対応するスルーホールB
12に内層接続ランドB14を設け、内層接続ランドA
13と内層接続ランドB14との間に、誘電体層7を中
にはさんで電極6b,8bで形成されたコンデンサ12
を、電極層6,8を用いて接続すれば、Vccピン11
に存在するノイズをGNDピン11の方にバイパスでき
る。Since the pin arrangement of the LSI 9 used as a CPU is fixed, a GND is used as a CPU socket.
The inner layer connection land A13 is provided in the through hole A11 corresponding to the pin 10, and the through hole B corresponding to the Vcc pin 11 is provided.
12 is provided with an inner layer connection land B14,
The capacitor 12 formed by the electrodes 6b and 8b with the dielectric layer 7 interposed between the capacitor 13 and the inner layer connection land B14.
Are connected using the electrode layers 6 and 8, the Vcc pin 11
Can be bypassed to the GND pin 11.
【0009】[0009]
【発明の効果】本発明のCPUソケットは、コンデンサ
を内蔵する多層基板にコンタクトを挿入したので、小型
化が容易で、回路特性特性を向上できるという効果があ
る。According to the CPU socket of the present invention, since the contacts are inserted into the multilayer substrate having a built-in capacitor, it is easy to reduce the size and improve the circuit characteristics.
【図1】本発明の一実施形態を示す一部破断側面図であ
る。FIG. 1 is a partially cutaway side view showing an embodiment of the present invention.
1 コンタクト 2 GND層 3 コンデンサ層 4 Vcc層 5 絶縁層 6 電極層 7 誘電体層 8 電極層 9 LSI 10 GNDピン 11 Vccピン 12 コンデンサ REFERENCE SIGNS LIST 1 contact 2 GND layer 3 capacitor layer 4 Vcc layer 5 insulating layer 6 electrode layer 7 dielectric layer 8 electrode layer 9 LSI 10 GND pin 11 Vcc pin 12 capacitor
Claims (2)
する数のスルーホールがあけられており電極層と誘電体
層を有する多層基板にコンタクトを挿入し、前記多層基
板の下面よりコンタクトリードを出し、前記電極層と誘
電体層を利用して形成された積層型のコンデンサに前記
コンタクトを電気的に接続するCPUソケットにおい
て、前記LSIのVccピンとGNDピンに対応するコ
ントクトが挿入される前記スルーホールに内層接続ラン
ドを設けたことを特徴とするCPUソケット。1. A contact is inserted into a multi-layer substrate having an electrode layer and a dielectric layer, the number of through holes corresponding to all pins of a CPU LSI, and contact leads are inserted from the lower surface of the multi-layer substrate. out, electrically connected to CPU socket smell the contact to the capacitor of the electrode layer and the dielectric layer laminated type formed by using a
Therefore, the code corresponding to the Vcc pin and the GND pin of the LSI
The inner layer connection run is
CPU socket characterized by providing a socket.
された請求項1記載のCPUソケット。Wherein said inner connection lands CPU socket of claim 1, wherein connected to the electrode layer.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP12687696A JP2856706B2 (en) | 1996-05-22 | 1996-05-22 | CPU socket |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP12687696A JP2856706B2 (en) | 1996-05-22 | 1996-05-22 | CPU socket |
Publications (2)
Publication Number | Publication Date |
---|---|
JPH09312187A JPH09312187A (en) | 1997-12-02 |
JP2856706B2 true JP2856706B2 (en) | 1999-02-10 |
Family
ID=14946040
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP12687696A Expired - Fee Related JP2856706B2 (en) | 1996-05-22 | 1996-05-22 | CPU socket |
Country Status (1)
Country | Link |
---|---|
JP (1) | JP2856706B2 (en) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US8770987B2 (en) | 2010-11-02 | 2014-07-08 | Shinko Electric Industries Co., Ltd. | Connecting terminal structure, manufacturing method of the same and socket |
Families Citing this family (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2016153796A (en) * | 2016-03-31 | 2016-08-25 | スリーエム イノベイティブ プロパティズ カンパニー | Ic device testing socket |
WO2023120708A1 (en) * | 2021-12-24 | 2023-06-29 | パナソニックIpマネジメント株式会社 | Electrolytic capacitor and method for manufacturing electrolytic capacitor |
-
1996
- 1996-05-22 JP JP12687696A patent/JP2856706B2/en not_active Expired - Fee Related
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US8770987B2 (en) | 2010-11-02 | 2014-07-08 | Shinko Electric Industries Co., Ltd. | Connecting terminal structure, manufacturing method of the same and socket |
Also Published As
Publication number | Publication date |
---|---|
JPH09312187A (en) | 1997-12-02 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US10051733B2 (en) | Printed circuit board with coextensive electrical connectors and contact pad areas | |
US5488540A (en) | Printed circuit board for reducing noise | |
WO2004021435A1 (en) | Module part | |
JP2001160663A (en) | Circuit substrate | |
US11764151B2 (en) | Connection of several circuits of an electronic chip | |
EP0055744A1 (en) | Leadless integrated circuit package and connector receptacle therefor | |
US6153829A (en) | Split cavity wall plating for an integrated circuit package | |
JP2856706B2 (en) | CPU socket | |
KR20070037332A (en) | Capacitor and electronic apparatus thereof | |
KR100822109B1 (en) | Circuit board assembly and electronic device utilizing the same | |
US20070075418A1 (en) | Emi shielding device for pcb | |
JP2002198108A (en) | Multi-line grid connector | |
JP2001308531A (en) | Multilayer printed wiring board | |
JP7405460B1 (en) | Manufacturing methods for circuit boards and electronic components | |
US7020958B1 (en) | Methods forming an integrated circuit package with a split cavity wall | |
JPH0462801A (en) | Chip-type electronic parts | |
JPH11112152A (en) | Multilayered printed board for mounting flip chip | |
JP2010010413A (en) | Multilayer printed wiring board, and multilayer printed wiring board device | |
JPH10290075A (en) | Multilayered circuit board | |
JP2003347496A (en) | Auxiliary package for wiring | |
JPH07283580A (en) | Printed wiring board | |
KR20010010701A (en) | Print Circuit Board for preventing a Electrostatic discharge damage | |
JP2003168852A (en) | Mounting method for electronic component | |
JPH09199669A (en) | Printed wiring board module | |
KR19980038429A (en) | P.C.B card with M.L.C. |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
A01 | Written decision to grant a patent or to grant a registration (utility model) |
Free format text: JAPANESE INTERMEDIATE CODE: A01 Effective date: 19981027 |
|
LAPS | Cancellation because of no payment of annual fees |