JPH09288141A - Sampling method for control system - Google Patents

Sampling method for control system

Info

Publication number
JPH09288141A
JPH09288141A JP9785496A JP9785496A JPH09288141A JP H09288141 A JPH09288141 A JP H09288141A JP 9785496 A JP9785496 A JP 9785496A JP 9785496 A JP9785496 A JP 9785496A JP H09288141 A JPH09288141 A JP H09288141A
Authority
JP
Japan
Prior art keywords
circuit
time information
control system
controlled oscillator
sampling method
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP9785496A
Other languages
Japanese (ja)
Inventor
Masaki Hayashi
巨己 林
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fuji Electric Co Ltd
Original Assignee
Fuji Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fuji Electric Co Ltd filed Critical Fuji Electric Co Ltd
Priority to JP9785496A priority Critical patent/JPH09288141A/en
Publication of JPH09288141A publication Critical patent/JPH09288141A/en
Pending legal-status Critical Current

Links

Landscapes

  • Emergency Protection Circuit Devices (AREA)
  • Position Fixing By Use Of Radio Waves (AREA)
  • Electric Clocks (AREA)
  • Locating Faults (AREA)

Abstract

PROBLEM TO BE SOLVED: To provide a sampling method in which the sampling operation of respective terminal processors arranged so as to be distributed is synchronized surely. SOLUTION: A sampling method is provided with a reception circuit 31 which receives time information to be transmitted, by radio waves, to respective terminal processors, with a frequency-signal generation circuit 32, with a PLL circuit 33, with a radio-wave monitoring circuit 34 and with a sample-and-hold circuit 35. When the radio waves are not received, the radio-wave monitoring circuit 34 is operated. By its operation, the sample-and-hold circuit 35 holds the input of a voltage-controlled oscillator 33c at the PLL circuit 33.

Description

【発明の詳細な説明】Detailed Description of the Invention

【0001】[0001]

【発明の属する技術分野】この発明は、広範囲に分散配
置された複数台の端末処理装置とこれらの端末処理装置
それぞれを遠方から監視をする1台の中央処理装置とを
備えた制御システムのサンプリング方法に関する。
BACKGROUND OF THE INVENTION 1. Field of the Invention The present invention relates to sampling of a control system provided with a plurality of terminal processing devices distributed in a wide range and one central processing device for monitoring each of these terminal processing devices from a distance. Regarding the method.

【0002】[0002]

【従来の技術】図2は、この種の制御システムとして、
送電線の故障点標定装置の基本構成を示し、1は送電
線、2,3は遮断器、4は遮断器2側に設置されたC
T、5は遮断器2側に設置されたPT、6は遮断器3側
に設置されたCT、7は遮断器3側に設置されたPT、
8はCT4,PT5などを監視対象とした端末処理装
置、9はCT6,PT7などを監視対象とした端末処理
装置、10は中央処理装置、11は端末処理装置8と中
央処理装置10との間のデータ伝送路、12は端末処理
装置9と中央処理装置10との間のデータ伝送路であ
る。
2. Description of the Related Art FIG. 2 shows a control system of this type.
The basic configuration of a fault locator for a transmission line is shown, where 1 is a transmission line, 2 and 3 are circuit breakers, and 4 is a C installed on the side of the circuit breaker 2.
T, 5 are PTs installed on the circuit breaker 2 side, 6 are CTs installed on the circuit breaker 3 side, 7 are PTs installed on the circuit breaker 3 side,
8 is a terminal processing device for monitoring CT4, PT5, etc., 9 is a terminal processing device for monitoring CT6, PT7, etc., 10 is a central processing device, 11 is between the terminal processing device 8 and the central processing device 10. Is a data transmission line, and 12 is a data transmission line between the terminal processing unit 9 and the central processing unit 10.

【0003】図2に示した故障点標定装置は、監視対象
区間である遮断器2と遮断器3の間の区間で、例えば図
示のA地点で発生した地絡などの事故を中央処理装置1
0が端末処理装置8および端末処理装置9を介して電気
量としてのPT5,PT7のサンプルされた電圧値、C
T4,CT6のサンプルされた電流値などを収集し、こ
れらの収集したサンプル値により前記事故の地点を特定
するものである。
The fault point locator shown in FIG. 2 has a central processing unit 1 for detecting an accident such as a ground fault at a point A shown in the section between the circuit breaker 2 and the circuit breaker 3 which is a monitored section.
0 is the sampled voltage value of PT5, PT7 as an electric quantity via the terminal processing device 8 and the terminal processing device 9, C
The sampled current values and the like of T4 and CT6 are collected, and the point of the accident is specified by these collected sample values.

【0004】上述の故障点標定のためには、端末処理装
置8および端末処理装置9それぞれのサンプリング周期
およびサンプリング時刻が同期している必要があり、こ
のために従来は、図3に示すようなサンプリング方法が
行われていた。すなわち図3において、端末処理装置8
および端末処理装置9それぞれには、図示の人工衛星な
どから電波で送信される時刻情報を受信する受信回路2
1と、該受信した時刻情報に基づくサンプリング信号を
生成するサンプリング信号生成回路22とを備え、前記
電気量をサンプルしていた。
In order to locate the above-mentioned failure point, it is necessary that the sampling periods and sampling times of the terminal processing device 8 and the terminal processing device 9 are synchronized. For this reason, conventionally, as shown in FIG. The sampling method was in place. That is, in FIG. 3, the terminal processing device 8
Each of the terminal processing device 9 and the terminal processing device 9 receives the time information transmitted by radio waves from the illustrated artificial satellite or the like.
1 and a sampling signal generation circuit 22 that generates a sampling signal based on the received time information, and samples the electric quantity.

【0005】[0005]

【発明が解決しようとする課題】上記従来の制御システ
ムのサンプリング方法によると、例えば人工衛星といず
れかの受信回路21との間の電波の経路に飛行機などの
飛翔体が介在すると、該電波の受信ができなくなり、そ
の結果、サンプリング信号生成回路22がサンプリング
信号を出力しなくなり、万一この時に前述のような事故
が発生すると、この事故の地点を特定することが困難な
場合があった。
According to the above-described conventional control system sampling method, when a flying object such as an airplane intervenes in the radio wave path between the artificial satellite and any of the receiving circuits 21, the radio wave As a result, the signal cannot be received, and as a result, the sampling signal generation circuit 22 does not output the sampling signal, and if the accident as described above occurs at this time, it may be difficult to identify the point of this accident.

【0006】この発明の目的は、上記問題点を解決する
制御システムのサンプリング方法を提供することにあ
る。
An object of the present invention is to provide a sampling method for a control system which solves the above problems.

【0007】[0007]

【課題を解決するための手段】この第1の発明は、広範
囲に分散配置された複数台の端末処理装置とこれらの端
末処理装置それぞれを遠方から監視をする1台の中央処
理装置とを備えた制御システムであって、前記端末処理
装置それぞれが所定のサンプリング周期毎に掌握する監
視対象の電気量をサンプルし、これらのサンプル値に基
づく演算処理を前記中央処理装置が行い、この演算処理
結果により前記それぞれの監視対象の保護,制御をする
ために必要な制御システムのサンプリング方法におい
て、前記それぞれの端末処理装置は電波で送信される時
刻情報を受信し、該受信した時刻情報に基づく周波数信
号を生成し、該周波数信号を位相比較器とループフィル
タと電圧制御発振器とから構成されるフェーズロックル
ープ(PLL)回路の位相比較器に入力し、前記電圧制
御発振器の出力に基づいて前記電気量をサンプルし、前
記時刻情報が受信されない期間はこの期間を検知して前
記ループフィルタの出力の該検知直前の値を保持し、こ
の保持した値を前記電圧制御発振器に入力する。
The first invention comprises a plurality of terminal processing devices distributed over a wide range and one central processing device for monitoring each of these terminal processing devices from a distance. In the control system, each of the terminal processing devices samples the amount of electricity to be monitored, which is grasped at each predetermined sampling cycle, and the central processing unit performs arithmetic processing based on these sample values, and the arithmetic processing result is obtained. According to the sampling method of the control system necessary for protecting and controlling each of the monitoring targets, each of the terminal processing devices receives time information transmitted by radio waves and a frequency signal based on the received time information. And a phase-locked loop (PLL) circuit configured to generate the frequency signal by using a phase comparator, a loop filter, and a voltage controlled oscillator. Input to the phase comparator, sample the electric quantity based on the output of the voltage controlled oscillator, and detect the period when the time information is not received and hold the value of the output of the loop filter immediately before the detection. Then, the held value is input to the voltage controlled oscillator.

【0008】また第2の発明は、前記第1の発明におい
て、前記電波で送信される時刻情報は、汎世界的位置決
めシステム(GPS)による時刻情報とする。この発明
によれば、通常はPLL回路により前記時刻情報に同期
したサンプリング信号を出力させ、該時刻情報が受信さ
れない期間は該PLL回路のループフィルタの出力の該
検知直前の値を保持し、この保持値を該PLL回路の電
圧制御発振器に入力してサンプリング信号を出力させる
ことにより、サンプリング信号が途絶えることなく、前
記の期間においても、ほぼ同期したサンプリング信号を
出力することができる。
In a second aspect based on the first aspect, the time information transmitted by the radio wave is time information based on a global positioning system (GPS). According to the present invention, normally, the sampling signal synchronized with the time information is output by the PLL circuit, and the value immediately before the detection of the output of the loop filter of the PLL circuit is held during the period when the time information is not received. By inputting the held value to the voltage controlled oscillator of the PLL circuit and outputting the sampling signal, the sampling signal can be output in a substantially synchronized manner even during the above period without interruption of the sampling signal.

【0009】[0009]

【発明の実施の形態】図1はこの発明の実施例を示す端
末装置の回路構成図であり、それぞれの端末処理装置
は、図示のGPS衛星からの時刻情報を受信する受信回
路31と、該時刻情報に基づく周波数信号を生成する周
波数信号生成回路32と、位相比較器33aとループフ
ィルタ33bと電圧制御発振器33cとから構成される
PLL回路33と、該時刻情報が受信されない期間を検
知する電波監視回路34と、電波監視回路34の出力に
より動作するサンプルホールド回路35とを備えてい
る。
1 is a circuit configuration diagram of a terminal device showing an embodiment of the present invention. Each terminal processing device has a receiving circuit 31 for receiving time information from a GPS satellite shown in the drawing, A frequency signal generation circuit 32 that generates a frequency signal based on time information, a PLL circuit 33 that includes a phase comparator 33a, a loop filter 33b, and a voltage controlled oscillator 33c, and a radio wave that detects a period in which the time information is not received. The monitoring circuit 34 and the sample hold circuit 35 that operates by the output of the radio wave monitoring circuit 34 are provided.

【0010】図1において、通常はサンプルホールド回
路35の図示のスイッチは閉じた状態にあり、受信回路
31と周波数信号生成回路32によりGPS衛星から1
秒毎に発せられた時刻情報に同期した1秒周期の周波数
信号を出力され、PLL回路33では、前記周波数信号
と電圧制御発振器33cの出力のサンプリング信号とを
位相比較器33aで位相比較をし、位相比較された波形
をループフィルタ33bで平滑して電圧制御発振器33
cに入力される。
In FIG. 1, the illustrated switch of the sample and hold circuit 35 is normally in a closed state, and the receiving circuit 31 and the frequency signal generating circuit 32 allow the GPS satellite 1
A frequency signal having a cycle of 1 second synchronized with the time information issued every second is output. In the PLL circuit 33, the frequency signal is compared with the sampling signal output from the voltage controlled oscillator 33c by the phase comparator 33a. , The phase-compared waveform is smoothed by the loop filter 33b, and the voltage-controlled oscillator 33
c.

【0011】この発明の制御システムのサンプリング方
法によると、GPS衛星といずれかの受信回路31との
間の電波の経路に飛行機などの飛翔体が介在すると、該
電波の受信ができなくなることを、例えば受信電波のレ
ベルを監視する電波監視回路34が検知して、サンプル
ホールド回路35の図示のスイッチは解放状態となり、
サンプルホールド回路35の出力はループフィルタ33
bの出力の該検知直前の値を保持し、この保持値を電圧
制御発振器33cに入力してサンプリング信号を出力さ
せるようにしている。
According to the sampling method of the control system of the present invention, when a flying object such as an airplane intervenes in the radio wave path between the GPS satellite and one of the receiving circuits 31, the radio wave cannot be received. For example, when the radio wave monitoring circuit 34 for monitoring the level of the received radio wave detects it, the illustrated switch of the sample hold circuit 35 is released,
The output of the sample hold circuit 35 is the loop filter 33.
The value of the output of b immediately before the detection is held, and the held value is input to the voltage controlled oscillator 33c to output the sampling signal.

【0012】なお、図1に示した回路構成において、電
圧制御発振器33cの出力と位相比較回路33aの間の
帰還経路に分周器(分周比:N)を挿入することによ
り、前記1秒毎に発せられた時刻情報に同期した(1/
N)秒周期のサンプリング信号を出力することも可能で
ある。
In the circuit configuration shown in FIG. 1, by inserting a frequency divider (frequency division ratio: N) in the feedback path between the output of the voltage controlled oscillator 33c and the phase comparison circuit 33a, 1 second Synchronized with the time information issued every time (1 /
It is also possible to output a sampling signal of N) second cycle.

【0013】[0013]

【発明の効果】この発明によれば、通常はPLL回路に
より前記時刻情報に同期したサンプリング信号を出力さ
せ、該時刻情報が受信されない期間は該PLL回路のル
ープフィルタの出力の該検知直前の値を保持し、この保
持値を該PLL回路の電圧制御発振器に入力してサンプ
リング信号を出力させることにより、サンプリング信号
が途絶えることなく、前記の期間においても、ほぼ同期
したサンプリング信号を出力することができるので、例
えば故障点標定装置として、常に事故の地点を特定する
ことが可能になる。
According to the present invention, normally, the sampling signal synchronized with the time information is output by the PLL circuit, and during the period when the time information is not received, the value of the output of the loop filter of the PLL circuit immediately before the detection. Is held and the held value is input to the voltage controlled oscillator of the PLL circuit to output the sampling signal, so that the sampling signal is not interrupted and the substantially synchronized sampling signal can be output even in the above period. Therefore, for example, as a failure point locating device, it becomes possible to always specify the point of the accident.

【図面の簡単な説明】[Brief description of drawings]

【図1】この発明の実施例を示す回路構成図FIG. 1 is a circuit configuration diagram showing an embodiment of the present invention.

【図2】この種の制御システムの構成例図FIG. 2 is a diagram showing a configuration example of this type of control system.

【図3】従来例を示す回路構成図FIG. 3 is a circuit configuration diagram showing a conventional example.

【符号の説明】[Explanation of symbols]

1 送電線 2,3 遮断器 4,6 CT 5,7 PT 8,9 端末処理装置 10 中央処理装置 11,12 データ伝送路 21 受信回路 22 サンプリング信号生成回路 31 受信回路 32 周波数信号生成回路 33 PLL回路 33a 位相比較器 33b ループフィルタ 33c 電圧制御発振器 34 電波監視回路 35 サンプルホールド回路 1 Transmission Line 2,3 Circuit Breaker 4,6 CT 5,7 PT 8,9 Terminal Processing Unit 10 Central Processing Unit 11,12 Data Transmission Line 21 Reception Circuit 22 Sampling Signal Generation Circuit 31 Reception Circuit 32 Frequency Signal Generation Circuit 33 PLL Circuit 33a Phase comparator 33b Loop filter 33c Voltage controlled oscillator 34 Radio wave monitoring circuit 35 Sample and hold circuit

Claims (2)

【特許請求の範囲】[Claims] 【請求項1】広範囲に分散配置された複数台の端末処理
装置とこれらの端末処理装置それぞれを遠方から監視を
する1台の中央処理装置とを備えた制御システムであっ
て、 前記端末処理装置それぞれが所定のサンプリング周期毎
に掌握する監視対象の電気量をサンプルし、これらのサ
ンプル値に基づく演算処理を前記中央処理装置が行い、
この演算処理結果により前記それぞれの監視対象の保
護,制御をするために必要な制御システムのサンプリン
グ方法において、 前記それぞれの端末処理装置は電波で送信される時刻情
報を受信し、 該受信した時刻情報に基づく周波数信号を生成し、 該周波数信号を位相比較器とループフィルタと電圧制御
発振器とから構成されるフェーズロックループ(PL
L)回路の位相比較器に入力し、 前記電圧制御発振器の出力に基づいて前記電気量をサン
プルし、 前記時刻情報が受信されない期間はこの期間を検知して
前記ループフィルタの出力の該検知直前の値を保持し、
この保持した値を前記電圧制御発振器に入力することを
特徴とする制御システムのサンプリング方法。
1. A control system comprising a plurality of terminal processing devices distributed in a wide range and a central processing unit for monitoring each of these terminal processing devices from a distance. Each sampled the amount of electricity to be monitored, which is controlled by each predetermined sampling period, and the central processing unit performs arithmetic processing based on these sample values,
In the sampling method of the control system necessary for protecting and controlling each of the monitored objects based on the result of the arithmetic processing, each of the terminal processing devices receives time information transmitted by radio waves, and the received time information Based on a phase-locked loop (PL) composed of a phase comparator, a loop filter and a voltage controlled oscillator.
L) is input to the phase comparator of the circuit, samples the electric quantity based on the output of the voltage controlled oscillator, and detects the period when the time information is not received, and detects the output of the loop filter immediately before the detection. Holds the value of
A sampling method for a control system, wherein the held value is input to the voltage controlled oscillator.
【請求項2】請求項1記載の制御システムのサンプリン
グ方法において、 前記電波で送信される時刻情報は、汎世界的位置決めシ
ステム(GPS)による時刻情報とすることを特徴とす
る制御システムのサンプリング方法。
2. The sampling method for the control system according to claim 1, wherein the time information transmitted by the radio wave is time information by a global positioning system (GPS). .
JP9785496A 1996-04-19 1996-04-19 Sampling method for control system Pending JPH09288141A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP9785496A JPH09288141A (en) 1996-04-19 1996-04-19 Sampling method for control system

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP9785496A JPH09288141A (en) 1996-04-19 1996-04-19 Sampling method for control system

Publications (1)

Publication Number Publication Date
JPH09288141A true JPH09288141A (en) 1997-11-04

Family

ID=14203335

Family Applications (1)

Application Number Title Priority Date Filing Date
JP9785496A Pending JPH09288141A (en) 1996-04-19 1996-04-19 Sampling method for control system

Country Status (1)

Country Link
JP (1) JPH09288141A (en)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH11191919A (en) * 1997-12-25 1999-07-13 Meidensha Corp Sampling synchronizing system
CN105319958A (en) * 2015-11-13 2016-02-10 山东康威通信技术股份有限公司 An ultra-long distance communication cable high precision network time service system and a method thereof

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH11191919A (en) * 1997-12-25 1999-07-13 Meidensha Corp Sampling synchronizing system
CN105319958A (en) * 2015-11-13 2016-02-10 山东康威通信技术股份有限公司 An ultra-long distance communication cable high precision network time service system and a method thereof

Similar Documents

Publication Publication Date Title
US10122487B2 (en) Time distribution switch
US10338229B2 (en) Method and apparatus for providing secure timing and position synchronization from GNSS
CN100392410C (en) Protective relay with synchronized phasor measurement capability for use in electric power systems
CN106461787B (en) Verification and distribution of time signals
US10375108B2 (en) Time signal manipulation and spoofing detection based on a latency of a communication system
US9709680B2 (en) Quality of precision time sources
EP0085615B1 (en) Phase-locked loop circuit
US5719508A (en) Loss of lock detector for master timing generator
US20030161084A1 (en) Protection systems for power networks
KR20010007039A (en) Device for detecting partial discharge
JPH09288141A (en) Sampling method for control system
US4171511A (en) Automatic field-frequency lock in an NMR spectrometer
JPH11191919A (en) Sampling synchronizing system
JP2634259B2 (en) High frequency signal direction finder
JPH0821885A (en) Standard time generating device
JP6390192B2 (en) Partial discharge detection device and fault self-diagnosis method of partial discharge detection device
RU2079148C1 (en) Multichannel receiver indicator of satellite radionavigational systems
JPH0292118A (en) Phase locked loop oscillator
Fong et al. RF control system for ISAC II superconducting cavity test stand
JPS59225617A (en) Phase locked loop
Kohler et al. Decision functions for electric power system signals
JP2596318B2 (en) Transmission equipment
JP2903090B2 (en) Distribution line carrier signal receiver
JPS60160220A (en) Drift detecting circuit
JPH0575348A (en) Phase synchronized reception circuit