JPH09246959A5 - - Google Patents
Info
- Publication number
- JPH09246959A5 JPH09246959A5 JP1997021390A JP2139097A JPH09246959A5 JP H09246959 A5 JPH09246959 A5 JP H09246959A5 JP 1997021390 A JP1997021390 A JP 1997021390A JP 2139097 A JP2139097 A JP 2139097A JP H09246959 A5 JPH09246959 A5 JP H09246959A5
- Authority
- JP
- Japan
- Prior art keywords
- synthesizer
- digital frequency
- output
- corrector
- frequency
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Applications Claiming Priority (2)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| US08/604,231 US5631933A (en) | 1996-02-21 | 1996-02-21 | Phase-locked digital synthesizers |
| US604,231 | 1996-02-21 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPH09246959A JPH09246959A (ja) | 1997-09-19 |
| JPH09246959A5 true JPH09246959A5 (enExample) | 2004-12-16 |
Family
ID=24418750
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP2139097A Pending JPH09246959A (ja) | 1996-02-21 | 1997-02-04 | 周波数合成装置 |
Country Status (3)
| Country | Link |
|---|---|
| US (1) | US5631933A (enExample) |
| EP (1) | EP0792022A1 (enExample) |
| JP (1) | JPH09246959A (enExample) |
Families Citing this family (6)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPH11298380A (ja) * | 1998-04-08 | 1999-10-29 | Nec Saitama Ltd | クロック生成回路 |
| AU2001275880A1 (en) * | 2000-07-10 | 2002-01-21 | Silicon Laboratories, Inc. | Digitally-synthesized loop filter circuit particularly useful for a phase locked loop |
| CN100395961C (zh) * | 2003-08-27 | 2008-06-18 | 华为技术有限公司 | 主备时钟的相位对齐方法 |
| US7276952B2 (en) * | 2005-10-28 | 2007-10-02 | Hewlett-Packard Development Company, L.P. | Clock signal generation using digital frequency synthesizer |
| US8570108B2 (en) | 2011-08-05 | 2013-10-29 | Qualcomm Incorporated | Injection-locking a slave oscillator to a master oscillator with no frequency overshoot |
| CN107681994B (zh) * | 2017-09-23 | 2020-11-17 | 深圳大学 | 一种振荡器电路 |
Family Cites Families (11)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US4030045A (en) * | 1976-07-06 | 1977-06-14 | International Telephone And Telegraph Corporation | Digital double differential phase-locked loop |
| DE2907608A1 (de) * | 1979-02-27 | 1980-08-28 | Siemens Ag | Schaltungsanordnung zur takterzeugung in fernmeldeanlagen, insbesondere zeitmultiplex-digital-vermittlungsanlagen |
| US4282493A (en) * | 1979-07-02 | 1981-08-04 | Motorola, Inc. | Redundant clock signal generating circuitry |
| US4598257A (en) * | 1983-05-31 | 1986-07-01 | Siemens Corporate Research & Support, Inc. | Clock pulse signal generator system |
| IT1218072B (it) * | 1988-06-13 | 1990-04-12 | Sgs Thomson Microelectronics | Circuito per la sintonizzazione ad alta efficienza di frequenze video |
| JPH0797328B2 (ja) * | 1988-10-25 | 1995-10-18 | インターナシヨナル・ビジネス・マシーンズ・コーポレーシヨン | フオールト・トレラント同期システム |
| US4947382A (en) * | 1989-04-11 | 1990-08-07 | Vista Labs, Inc. | Direct digital locked loop |
| US5355090A (en) * | 1989-10-06 | 1994-10-11 | Rockwell International Corporation | Phase corrector for redundant clock systems and method |
| JPH04313917A (ja) * | 1991-03-29 | 1992-11-05 | Mitsubishi Electric Corp | ダブルpll装置 |
| US5184350A (en) * | 1991-04-17 | 1993-02-02 | Raytheon Company | Telephone communication system having an enhanced timing circuit |
| US5391996A (en) * | 1993-11-19 | 1995-02-21 | General Instrument Corporation Of Delaware | Techniques for generating two high frequency signals with a constant phase difference over a wide frequency band |
-
1996
- 1996-02-21 US US08/604,231 patent/US5631933A/en not_active Expired - Lifetime
- 1996-10-30 EP EP96117426A patent/EP0792022A1/en not_active Withdrawn
-
1997
- 1997-02-04 JP JP2139097A patent/JPH09246959A/ja active Pending
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| FR2658015B1 (fr) | Circuit verrouille en phase et multiplieur de frequence en resultant. | |
| DE69112477D1 (de) | Frequenzsynthetisierer mit Phasenregelschleife. | |
| TW364076B (en) | Apparatus and method for generating a phase-controlled clock signal | |
| FR2696299B1 (fr) | Circuit de synthétiseur de fréquence à boucle à verrouillage de phase. | |
| JPH09246959A5 (enExample) | ||
| AU6075396A (en) | Phase-locked loop frequency synthesizer | |
| KR950029904A (ko) | 클럭 신호 발생 방법 및 장치 | |
| GB9217114D0 (en) | Parameter tolerant pll synthesizer | |
| EP0669721A3 (en) | Oscillator, synthesizer tuning circuit and AM synchronous detector circuit using the oscillator. | |
| DE59003079D1 (de) | Digitaler Phasenregelkreis. | |
| DE69519663D1 (de) | Voll-Integrierbarer Phasenregelkreis mit geringem Jitter | |
| CA2229765A1 (en) | Synchronize processing circuit | |
| KR970055559A (ko) | Pll 회로와 pll 회로용 노이즈 감소 방법 | |
| SE9600726L (sv) | Digital faslåst slinga | |
| WO2002093749A3 (de) | Verfahren zur erzeugung eines internen taktes in einer elektrischen schaltung und entsprechende elektrische schaltung mit einem zentralen taktgenerator | |
| JPS5357914A (en) | Synchronous oscillator | |
| JPH10256830A5 (enExample) | ||
| JPS53119653A (en) | Synchronizing demodulator | |
| JP2000261820A5 (enExample) | ||
| RU97101047A (ru) | Управляемый напряжением генератор импульсов | |
| JPS5431246A (en) | Program control system | |
| JPS53108227A (en) | Interpolation system for frame time lapse | |
| NL163494B (nl) | Werkwijze voor het bereiden van methylchloride uit methanol en waterstofchloride in de gasfase. | |
| JPS5346255A (en) | Pll circuit | |
| JPH0478829U (enExample) |