JPH09186560A - 構成可能な多機能フリップフロップ - Google Patents

構成可能な多機能フリップフロップ

Info

Publication number
JPH09186560A
JPH09186560A JP8351953A JP35195396A JPH09186560A JP H09186560 A JPH09186560 A JP H09186560A JP 8351953 A JP8351953 A JP 8351953A JP 35195396 A JP35195396 A JP 35195396A JP H09186560 A JPH09186560 A JP H09186560A
Authority
JP
Japan
Prior art keywords
output
multiplexer
input
latch
line
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP8351953A
Other languages
English (en)
Japanese (ja)
Other versions
JPH09186560A5 (enExample
Inventor
Rodney H Orgill
ロドニー・エイチ・オーギル
Jr Charles L Cruse
チャールズ・エル・クルース、ジュニア
Kevin M Hall
ケヴィン・エム・ホール
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
HP Inc
Original Assignee
Hewlett Packard Co
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Hewlett Packard Co filed Critical Hewlett Packard Co
Publication of JPH09186560A publication Critical patent/JPH09186560A/ja
Publication of JPH09186560A5 publication Critical patent/JPH09186560A5/ja
Pending legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K3/00—Circuits for generating electric pulses; Monostable, bistable or multistable circuits
    • H03K3/02—Generators characterised by the type of circuit or by the means used for producing pulses
    • H03K3/027—Generators characterised by the type of circuit or by the means used for producing pulses by the use of logic circuits, with internal or external positive feedback
    • H03K3/037—Bistable circuits

Landscapes

  • Logic Circuits (AREA)
JP8351953A 1995-12-11 1996-12-11 構成可能な多機能フリップフロップ Pending JPH09186560A (ja)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US570,034 1990-08-20
US08/570,034 US5684744A (en) 1995-12-11 1995-12-11 Configurable multifunction flip-flop

Publications (2)

Publication Number Publication Date
JPH09186560A true JPH09186560A (ja) 1997-07-15
JPH09186560A5 JPH09186560A5 (enExample) 2004-10-14

Family

ID=24277924

Family Applications (1)

Application Number Title Priority Date Filing Date
JP8351953A Pending JPH09186560A (ja) 1995-12-11 1996-12-11 構成可能な多機能フリップフロップ

Country Status (2)

Country Link
US (2) US5684744A (enExample)
JP (1) JPH09186560A (enExample)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US9753086B2 (en) 2014-10-02 2017-09-05 Samsung Electronics Co., Ltd. Scan flip-flop and scan test circuit including the same

Families Citing this family (35)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5684744A (en) * 1995-12-11 1997-11-04 Hewlett-Packard Company Configurable multifunction flip-flop
US6104642A (en) * 1997-12-11 2000-08-15 Intrinsity, Inc. Method and apparatus for 1 of 4 register file design
US7716330B2 (en) 2001-10-19 2010-05-11 Global Velocity, Inc. System and method for controlling transmission of data packets over an information network
US6573775B2 (en) 2001-10-30 2003-06-03 Integrated Device Technology, Inc. Integrated circuit flip-flops that utilize master and slave latched sense amplifiers
US6700425B1 (en) 2001-10-30 2004-03-02 Integrated Device Technology, Inc. Multi-phase clock generators that utilize differential signals to achieve reduced setup and hold times
US6792545B2 (en) * 2002-06-20 2004-09-14 Guidance Software, Inc. Enterprise computer investigation system
US7112994B2 (en) * 2002-07-08 2006-09-26 Viciciv Technology Three dimensional integrated circuits
US7129744B2 (en) * 2003-10-23 2006-10-31 Viciciv Technology Programmable interconnect structures
US7673273B2 (en) 2002-07-08 2010-03-02 Tier Logic, Inc. MPGA products based on a prototype FPGA
US6992503B2 (en) 2002-07-08 2006-01-31 Viciciv Technology Programmable devices with convertibility to customizable devices
US20040004251A1 (en) * 2002-07-08 2004-01-08 Madurawe Raminda U. Insulated-gate field-effect thin film transistors
US8643162B2 (en) 2007-11-19 2014-02-04 Raminda Udaya Madurawe Pads and pin-outs in three dimensional integrated circuits
US7812458B2 (en) * 2007-11-19 2010-10-12 Tier Logic, Inc. Pad invariant FPGA and ASIC devices
US7042756B2 (en) * 2002-10-18 2006-05-09 Viciciv Technology Configurable storage device
US7068080B1 (en) * 2003-01-17 2006-06-27 Xilinx, Inc. Method and apparatus for reducing power consumption within a logic device
US20040187086A1 (en) * 2003-03-17 2004-09-23 Trivedi Pradeep R. Single edge-triggered flip-flop design with asynchronous programmable reset
US7030651B2 (en) 2003-12-04 2006-04-18 Viciciv Technology Programmable structured arrays
US7176713B2 (en) * 2004-01-05 2007-02-13 Viciciv Technology Integrated circuits with RAM and ROM fabrication options
KR100564611B1 (ko) * 2004-02-14 2006-03-29 삼성전자주식회사 하드 디스크 드라이브의 완충 구조체
US7489164B2 (en) * 2004-05-17 2009-02-10 Raminda Udaya Madurawe Multi-port memory devices
US7187222B2 (en) * 2004-12-17 2007-03-06 Seiko Epson Corporation CMOS master/slave flip-flop with integrated multiplexor
US7486111B2 (en) * 2006-03-08 2009-02-03 Tier Logic, Inc. Programmable logic devices comprising time multiplexed programmable interconnect
US7759971B2 (en) * 2007-06-21 2010-07-20 Easic Corporation Single via structured IC device
US20090128189A1 (en) * 2007-11-19 2009-05-21 Raminda Udaya Madurawe Three dimensional programmable devices
US7635988B2 (en) * 2007-11-19 2009-12-22 Tier Logic, Inc. Multi-port thin-film memory devices
US7573293B2 (en) * 2007-12-26 2009-08-11 Tier Logic, Inc. Programmable logic based latches and shift registers
US7602213B2 (en) * 2007-12-26 2009-10-13 Tier Logic, Inc. Using programmable latch to implement logic
US7573294B2 (en) * 2007-12-26 2009-08-11 Tier Logic, Inc. Programmable logic based latches and shift registers
US7795913B2 (en) * 2007-12-26 2010-09-14 Tier Logic Programmable latch based multiplier
US8230375B2 (en) 2008-09-14 2012-07-24 Raminda Udaya Madurawe Automated metal pattern generation for integrated circuits
US8159265B1 (en) 2010-11-16 2012-04-17 Raminda Udaya Madurawe Memory for metal configurable integrated circuits
US8159266B1 (en) 2010-11-16 2012-04-17 Raminda Udaya Madurawe Metal configurable integrated circuits
US8159268B1 (en) 2010-11-16 2012-04-17 Raminda Udaya Madurawe Interconnect structures for metal configurable integrated circuits
US8631292B2 (en) 2011-08-29 2014-01-14 Freescale Semiconductor, Inc. Multi-threading flip-flop circuit
CN106817286B (zh) * 2016-12-09 2019-06-21 中国特种设备检测研究院 信号路由装置及检测系统

Family Cites Families (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4677318A (en) * 1985-04-12 1987-06-30 Altera Corporation Programmable logic storage element for programmable logic devices
US5046035A (en) * 1987-08-26 1991-09-03 Ict International Cmos Tech., Inc. High-performance user programmable logic device (PLD)
US5027011A (en) * 1989-10-31 1991-06-25 Sgs-Thomson Microelectronics, Inc. Input row drivers for programmable logic devices
JPH03187519A (ja) * 1989-12-15 1991-08-15 Ricoh Co Ltd プログラマブル・ロジック・デバイス
US5231312A (en) * 1992-03-12 1993-07-27 Atmel Corporation Integrated logic circuit with functionally flexible input/output macrocells
US5440247A (en) * 1993-05-26 1995-08-08 Kaplinsky; Cecil H. Fast CMOS logic with programmable logic control
US5410194A (en) * 1993-08-11 1995-04-25 Xilinx, Inc. Asynchronous or synchronous load multifunction flip-flop
US5502403A (en) * 1994-12-20 1996-03-26 Cypress Semiconductor Corp. High speed configuration independent programmable macrocell
US5528169A (en) * 1995-04-26 1996-06-18 Xilinx, Inc. Method and structure for providing a flip flop circuit with a configurable data input path
US5684744A (en) * 1995-12-11 1997-11-04 Hewlett-Packard Company Configurable multifunction flip-flop

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US9753086B2 (en) 2014-10-02 2017-09-05 Samsung Electronics Co., Ltd. Scan flip-flop and scan test circuit including the same
US10429443B2 (en) 2014-10-02 2019-10-01 Samsung Electronics Co., Ltd. Scan flip-flop and scan test circuit including the same
US11287474B2 (en) 2014-10-02 2022-03-29 Samsung Electronics Co., Ltd Scan flip-flop and scan test circuit including the same

Also Published As

Publication number Publication date
US5684744A (en) 1997-11-04
US5818273A (en) 1998-10-06

Similar Documents

Publication Publication Date Title
JPH09186560A (ja) 構成可能な多機能フリップフロップ
US6525565B2 (en) Double data rate flip-flop
US5365125A (en) Logic cell for field programmable gate array having optional internal feedback and optional cascade
US5744979A (en) FPGA having logic cells configured by SRAM memory cells and interconnect configured by antifuses
US5386154A (en) Compact logic cell for field programmable gate array chip
US6744289B2 (en) Clock divider circuit with duty cycle correction and minimal additional delay
US7759974B1 (en) Pipelined unidirectional programmable interconnect in an integrated circuit
US6873182B2 (en) Programmable logic devices having enhanced cascade functions to provide increased flexibility
JP2001504657A (ja) シフトレジスタとして倍加するルックアップテーブル
US5302866A (en) Input circuit block and method for PLDs with register clock enable selection
US7635989B1 (en) Integrated circuits with bus-based programmable interconnect structures
US7605604B1 (en) Integrated circuits with novel handshake logic
US5502403A (en) High speed configuration independent programmable macrocell
US5331226A (en) Logic cell for field programmable gate array having optional input inverters
US6714057B2 (en) Multi-purpose digital frequency synthesizer circuit for a programmable logic device
JPH0440894B2 (enExample)
US7932745B2 (en) Inverting flip-flop for use in field programmable gate arrays
US7746113B1 (en) Circuit structures utilizing multiple voltage level inputs
JP2001519614A (ja) プログラム可能なゲートアレイ
US7743175B1 (en) Methods of initializing routing structures in integrated circuits
US6020754A (en) Look up table threshold gates
US7233184B1 (en) Method and apparatus for a configurable latch
JPH03285419A (ja) 論理信号のための出力制御回路
US5581200A (en) Stored and combinational logic function generator without dedicated storage elements
US7239173B1 (en) Programmable memory element with power save mode in a programmable logic device

Legal Events

Date Code Title Description
A977 Report on retrieval

Free format text: JAPANESE INTERMEDIATE CODE: A971007

Effective date: 20040402

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20040817

A02 Decision of refusal

Free format text: JAPANESE INTERMEDIATE CODE: A02

Effective date: 20050127