JPH0878842A - Manufacture of printed wiring board - Google Patents

Manufacture of printed wiring board

Info

Publication number
JPH0878842A
JPH0878842A JP24057394A JP24057394A JPH0878842A JP H0878842 A JPH0878842 A JP H0878842A JP 24057394 A JP24057394 A JP 24057394A JP 24057394 A JP24057394 A JP 24057394A JP H0878842 A JPH0878842 A JP H0878842A
Authority
JP
Japan
Prior art keywords
treatment
insulating substrate
hole
printed wiring
wiring board
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP24057394A
Other languages
Japanese (ja)
Other versions
JP3582111B2 (en
Inventor
Tsutomu Sato
努 佐藤
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Ibiden Co Ltd
Original Assignee
Ibiden Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Ibiden Co Ltd filed Critical Ibiden Co Ltd
Priority to JP24057394A priority Critical patent/JP3582111B2/en
Publication of JPH0878842A publication Critical patent/JPH0878842A/en
Application granted granted Critical
Publication of JP3582111B2 publication Critical patent/JP3582111B2/en
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Landscapes

  • Non-Metallic Protective Coatings For Printed Circuits (AREA)
  • Printing Elements For Providing Electric Connections Between Printed Circuits (AREA)
  • Manufacturing Of Printed Wiring (AREA)

Abstract

PURPOSE: To provide a manufacturing method of a printed wiring board wherein exfoliation between a metal plating film in a through hole and electrically insulating material buried in the through hole is not generated, and permeation of moisture can be prevented. CONSTITUTION: A metal plating film 3 is formed on the surface of an insulating board 9 and the inner wall of a through hole 90. A roughened surface layer 30 is formed on the surface of the metal plating film 3 by chemical surface treatment. The inside of the through hole 90 and its peripheral part are filled with electrically insulating material 1 as filler, which is cured. The electrically insulating material 1 and the roughened surface layer which protrude on the insulating board 9 surface are polished and eliminated. Pattern circuits 61, 62 are formed on the insulating board 9. As the chemical surface treatment, the following are quoted; a method wherein blacking treatment only is performed, a method wherein blacking treatment and blacking reducing treatment are performed in order, and a method wherein blacking treatment, blacking reducing treatment, and acid treatment are performed in order.

Description

【発明の詳細な説明】Detailed Description of the Invention

【0001】[0001]

【産業上の利用分野】本発明は,絶縁基板を貫通するス
ルーホールを設けたプリント配線板の製造方法であっ
て,特にスルーホール内を充填材により充填する方法に
関する。
BACKGROUND OF THE INVENTION 1. Field of the Invention The present invention relates to a method of manufacturing a printed wiring board having a through hole penetrating an insulating substrate, and more particularly to a method of filling the inside of the through hole with a filler.

【0002】[0002]

【従来技術】例えば,ボールグリッドタイプのプリント
配線板には,表側面及び裏側面に設けた各パターン回路
の電気的導通を図るため,又は熱放散のために,スルー
ホールが設けられている。図16に示すごとく,このス
ルーホール90は,プリント配線板を構成する絶縁基板
9を貫通して設けられている。スルーホール90の内壁
には,金属めっき膜93が施されている。
2. Description of the Related Art For example, a ball grid type printed wiring board is provided with through holes in order to electrically connect each pattern circuit provided on the front and back sides or to dissipate heat. As shown in FIG. 16, the through hole 90 is provided so as to penetrate the insulating substrate 9 that constitutes the printed wiring board. A metal plating film 93 is applied to the inner wall of the through hole 90.

【0003】そして,上記スルーホール90の中には,
エポキシ樹脂を用いた充填材91が充填してある。充填
材91は,プリント配線板をマザーボードに半田付けす
る際,スルーホール90を通じてフラックス,半田洗浄
液等が滲み出すことを防止し,絶縁基板9の表側面に設
けたパターン回路961,又は半導体チップ5或いはこ
れを搭載するダイパッド963の汚染を防止する役目を
果たしている。
Then, in the through hole 90,
Filling material 91 using an epoxy resin is filled. The filler 91 prevents the flux, the solder cleaning liquid, and the like from seeping out through the through holes 90 when the printed wiring board is soldered to the mother board, and the pattern circuit 961 or the semiconductor chip 5 provided on the front surface of the insulating substrate 9. Alternatively, it plays the role of preventing contamination of the die pad 963 on which it is mounted.

【0004】[0004]

【解決しようとする課題】しかしながら,上記プリント
配線板においては,これをマザーボード上に半田付けを
行う場合の温度により,スルーホール90の中の金属め
っき膜93と充填材91との間に剥離部分991を生ず
ることがある(図16)。プリント配線板の使用の際,
この剥離部分991から湿気が浸入し,絶縁基板9と接
着剤990との間に水分995として溜まる場合があ
る。この水分995は,絶縁基板9の表側面に設けたパ
ターン回路961,半導体チップ5,又はダイパッド9
63を腐食させるおそれがある。
However, in the above-mentioned printed wiring board, the peeling portion between the metal plating film 93 in the through hole 90 and the filling material 91 is caused by the temperature when the soldering is performed on the motherboard. 991 (FIG. 16). When using a printed wiring board,
Moisture may infiltrate through the peeled portion 991 and accumulate as moisture 995 between the insulating substrate 9 and the adhesive 990. The moisture 995 is generated by the pattern circuit 961, the semiconductor chip 5, or the die pad 9 provided on the front surface of the insulating substrate 9.
It may corrode 63.

【0005】また,プリント配線板をマザーボードに上
記のように半田付けする際,その熱によって,上記水分
995が急激に加熱されて,図17に示すごとく,絶縁
基板9と半導体チップ5との間に剥離部分992を生じ
る場合がある。また,パターン回路961,半導体チッ
プ5,及びダイパッド963が損傷を受けるおそれがあ
る。
Further, when the printed wiring board is soldered to the mother board as described above, the heat causes the moisture 995 to be rapidly heated, so that the insulating substrate 9 and the semiconductor chip 5 are separated from each other as shown in FIG. In some cases, a peeled portion 992 may be generated. Further, the pattern circuit 961, the semiconductor chip 5, and the die pad 963 may be damaged.

【0006】本発明はかかる従来の問題点に鑑み,スル
ーホール内の金属めっき膜とスルーホールの内部に充填
された充填材との間に剥離が生じることがなく,湿気の
浸入を防止することができる,プリント配線板の製造方
法を提供しようとするものである。
In view of the above conventional problems, the present invention prevents the infiltration of moisture without causing separation between the metal plating film in the through hole and the filling material filled in the through hole. The present invention intends to provide a method for manufacturing a printed wiring board that can be manufactured.

【0007】[0007]

【課題の解決手段】本発明は,絶縁基板に,該絶縁基板
を貫通するスルーホールを穿設し,次いで,上記絶縁基
板の表面及び上記スルーホールの内壁に金属めっき膜を
施し,次いで,化学的表面処理により,上記金属めっき
膜の表面に粗化表面層を形成し,次いで,上記スルーホ
ールの内部及びその開口周辺部に充填材を供給し,硬化
させ,次いで,上記絶縁基板の表面に突出した充填材及
び上記粗化表面層を研磨除去し,その後,上記絶縁基板
の表面にパターン回路を形成することを特徴とするプリ
ント配線板の製造方法にある。
According to the present invention, a through hole is formed in an insulating substrate so as to penetrate the insulating substrate, and then a metal plating film is applied to the surface of the insulating substrate and the inner wall of the through hole. Surface treatment to form a roughened surface layer on the surface of the metal plating film, and then supply a filler to the inside of the through hole and the periphery of the opening to cure it, and then to the surface of the insulating substrate. A method for manufacturing a printed wiring board is characterized in that the protruding filler and the roughened surface layer are removed by polishing, and then a pattern circuit is formed on the surface of the insulating substrate.

【0008】本発明において最も注目すべきことは,絶
縁基板の表面及びスルーホールの内壁に設けた金属めっ
き膜の表面に,化学的表面処理により,粗化表面層を形
成すること,及び上記スルーホール内に充填材を供給
し,硬化させた後,絶縁基板の表面に突出した上記充填
材及び上記粗化表面層を研磨除去することである。
What is most noticeable in the present invention is that a roughened surface layer is formed on the surface of the insulating substrate and the surface of the metal plating film provided on the inner wall of the through hole by chemical surface treatment, and After the filler is supplied into the hole and cured, the filler and the roughened surface layer protruding on the surface of the insulating substrate are removed by polishing.

【0009】上記金属めっき膜の表面には,化学的表面
処理を施して粗化表面層を形成する。化学的表面処理と
しては,例えば,黒化処理だけを行う方法,黒化処理及
び黒化還元処理を順次行う方法,黒化処理,黒化還元処
理及び酸処理を順次行う方法等がある。
The surface of the metal plating film is subjected to a chemical surface treatment to form a roughened surface layer. Examples of the chemical surface treatment include a method of performing only blackening treatment, a method of sequentially performing blackening treatment and blackening reduction treatment, a method of sequentially performing blackening treatment, blackening reduction treatment, and acid treatment.

【0010】上記黒化処理だけを行う方法としては,例
えば,亜塩素酸ナトリウム,リン酸3ナトリウム,水酸
化ナトリウム等を水に溶解した黒化処理液に,上記絶縁
基板を浸漬することにより行う。これにより,金属めっ
き膜の表面に,その針状結晶が生成する。この結晶が,
スルーホール内及び絶縁基板の表面に粗化表面層を構成
する。
As a method of performing only the blackening treatment, for example, the insulating substrate is immersed in a blackening treatment liquid obtained by dissolving sodium chlorite, trisodium phosphate, sodium hydroxide or the like in water. . As a result, needle-like crystals are generated on the surface of the metal plating film. This crystal
A roughened surface layer is formed in the through holes and on the surface of the insulating substrate.

【0011】上記黒化処理及び黒化還元処理を順次行う
方法としては,例えば,上記黒化処理液に上記絶縁基板
を浸漬し,次いで,水素化ホウ素ナトリウム,水酸化ナ
トリウム等を水に溶解した第一還元処理液に,上記絶縁
基板を浸漬する。更に,これを水酸化ナトリウム,ホル
ムアルデヒド,メタノール等を水に溶解した第二還元処
理液に浸漬する。これにより,金属めっき膜の表面にそ
の針状結晶が生成し,この結晶が還元される。
As a method for sequentially performing the blackening treatment and the blackening reduction treatment, for example, the insulating substrate is immersed in the blackening treatment solution, and then sodium borohydride, sodium hydroxide, etc. are dissolved in water. The insulating substrate is immersed in the first reduction treatment liquid. Further, this is immersed in a second reduction treatment liquid in which sodium hydroxide, formaldehyde, methanol, etc. are dissolved in water. As a result, needle-like crystals are generated on the surface of the metal plating film, and the crystals are reduced.

【0012】上記黒化処理,黒化還元処理及び酸処理を
順次行う方法としては,例えば,上記黒化処理液及び上
記還元処理液に,順に上記絶縁基板を浸漬し,次いでこ
れを酸処理用の硫酸等の酸処理液に浸漬する。これによ
り,金属めっき膜の表面にその針状結晶が生成し,この
結晶が一端還元された後,酸化される。
As a method for sequentially performing the blackening treatment, the blackening reduction treatment and the acid treatment, for example, the insulating substrate is sequentially immersed in the blackening treatment liquid and the reduction treatment liquid, and then this is subjected to acid treatment. It is immersed in an acid treatment solution such as sulfuric acid. As a result, needle crystals are formed on the surface of the metal plating film, and the crystals are once reduced and then oxidized.

【0013】次に,粗化表面層を形成している上記スル
ーホールの内部及びその開口周辺部には,充填材を充填
し,硬化させる。次に,絶縁基板の表面から突出した充
填材を,絶縁基板表面の金属めっき膜の粗化表面層と共
に,バフ,ブラシ等を用いて,研磨除去する。これによ
り,上記金属めっき膜及び充填材の表面が平滑になり,
絶縁基板の表面全体が平滑面となる。次に,平滑な絶縁
基板の表面には,パターン回路を形成する。
Next, a filling material is filled in the inside of the through hole forming the roughened surface layer and the peripheral portion of the opening, and is hardened. Next, the filler protruding from the surface of the insulating substrate is polished and removed together with the roughened surface layer of the metal plating film on the surface of the insulating substrate by using a buff, a brush or the like. As a result, the surfaces of the metal plating film and the filler become smooth,
The entire surface of the insulating substrate becomes a smooth surface. Next, a pattern circuit is formed on the surface of the smooth insulating substrate.

【0014】上記充填材は,電気絶縁材料又は導電材料
である。上記電気絶縁材料は,例えば,エポキシ樹脂,
ポリイミド樹脂から選ばれる1種又は2種以上の合成樹
脂である。上記金属めっき膜は,銅,ニッケル,金から
選ばれる1種又は2種以上よりなる。一方,導電材料と
しては,カーボンペースト等がある。上記絶縁基板とし
ては,例えば,ガラス・エポキシ基板,ガラス・ポリイ
ミド基板,ガラスマレイミドトリアジン基板等を用い
る。
The filler is an electrically insulating material or a conductive material. The electrically insulating material is, for example, epoxy resin,
One or more synthetic resins selected from polyimide resins. The metal plating film is made of one or more selected from copper, nickel and gold. On the other hand, examples of the conductive material include carbon paste. As the insulating substrate, for example, a glass / epoxy substrate, a glass / polyimide substrate, a glass maleimide triazine substrate or the like is used.

【0015】上記スルーホールは,絶縁基板の表側面と
裏側面にそれぞれ設けたパターン回路間を電気的に接続
するために用いる。また,スルーホールは,半導体チッ
プ又はパターン回路からの熱を放散させるための放熱用
の穴としても用いることができる。上記プリント配線板
には,例えば,半導体チップを搭載することができる。
また,プリント配線板は,別部材のマザーボード上に実
装する。上記プリント配線板は,例えば,ボールグリッ
ドアレイ又はピングリッドアレイがある。
The through holes are used to electrically connect the pattern circuits provided on the front side surface and the back side surface of the insulating substrate. The through hole can also be used as a heat dissipation hole for dissipating heat from the semiconductor chip or the pattern circuit. A semiconductor chip, for example, can be mounted on the printed wiring board.
The printed wiring board is mounted on a separate motherboard. The printed wiring board is, for example, a ball grid array or a pin grid array.

【0016】[0016]

【作用及び効果】本発明にかかるプリント配線板の製造
方法においては,スルーホールの内壁に金属めっき膜を
形成し,この金属めっき膜の表面に化学的表面処理を施
して,粗化表面層を形成している。このスルーホールの
内部には,充填材が充填される。充填材は,粗化表面層
の凹凸により,スルーホールの内壁に対し密着する。そ
のため,例え,熱衝撃を受けても,充填材がスルーホー
ルの内壁から剥がれることもない。従って,スルーホー
ルから湿気が浸入するのを防止することができる。
In the method of manufacturing a printed wiring board according to the present invention, the metal plating film is formed on the inner wall of the through hole, and the surface of the metal plating film is chemically surface-treated to form the roughened surface layer. Is forming. A filling material is filled inside the through hole. The filler adheres to the inner wall of the through hole due to the unevenness of the roughened surface layer. Therefore, even if a thermal shock is applied, the filling material does not peel off from the inner wall of the through hole. Therefore, it is possible to prevent moisture from entering through the through holes.

【0017】また,本発明においては,スルーホールの
内部だけでなく,その開口周辺部にも充填材を供給して
いる。そのため,例え,充填材を硬化する際に充填材が
収縮しても,スルーホールの内部全体を充填材により充
填することができる。
Further, in the present invention, the filler is supplied not only inside the through hole but also around the opening. Therefore, even if the filler contracts when the filler is cured, the entire interior of the through hole can be filled with the filler.

【0018】なお,絶縁基板表面の金属めっきは,その
表面が粗化表面層となるが,その後これを研磨除去して
均一な平滑面としている。そのため,金属めっき表面
を,更にめっき膜で被覆する場合にも,均一な厚みのめ
っき膜を形成することができる。このため,絶縁基板の
表面に平滑で層厚みが均一なパターン回路を形成でき
る。
The metal plating on the surface of the insulating substrate forms a roughened surface layer, which is then polished and removed to form a uniform smooth surface. Therefore, even when the metal plating surface is further covered with a plating film, a plating film having a uniform thickness can be formed. Therefore, it is possible to form a smooth pattern circuit having a uniform layer thickness on the surface of the insulating substrate.

【0019】故に,このパターン回路をダイパッドとし
て用い,このダイパッドの上に接着剤を用いて半導体チ
ップ等の電子部品を搭載した場合にも,パターン回路と
接着剤との間を密着させることができる。従って,熱衝
撃を受けても,接着剤が回路パターンから剥離すること
もなく,水分の浸入もない。その結果,電子部品,パタ
ーン回路の損傷を抑制することができる。
Therefore, even when this pattern circuit is used as a die pad and an electronic component such as a semiconductor chip is mounted on the die pad by using an adhesive, the pattern circuit and the adhesive can be brought into close contact with each other. . Therefore, even if it is subjected to a thermal shock, the adhesive does not separate from the circuit pattern and moisture does not enter. As a result, it is possible to suppress damage to electronic components and pattern circuits.

【0020】本発明によれば,スルーホール内の金属め
っき膜とスルーホールの内部に充填された充填材との間
に剥離が生じることがなく,湿気の浸入を防止すること
ができる,プリント配線板の製造方法を提供しようとす
るものである。
According to the present invention, there is no peeling between the metal plating film in the through hole and the filling material filled in the through hole, and it is possible to prevent the infiltration of moisture. It is intended to provide a method for manufacturing a plate.

【0021】[0021]

【実施例】【Example】

実施例1 本発明の実施例にかかるプリント配線板の製造方法につ
いて,図1〜図14を用いて説明する。本例により作製
されるプリント配線板10は,図1,図2に示すごと
く,絶縁基板9を貫通して設けたスルーホール90を設
けている。スルーホール90の内壁は,粗化表面層30
を有する金属めっき膜3により被覆されている。このス
ルーホール90の内部は,充填材としての電気絶縁材料
1により充填されている。
Example 1 A method for manufacturing a printed wiring board according to an example of the present invention will be described with reference to FIGS. As shown in FIGS. 1 and 2, the printed wiring board 10 manufactured by this example has through holes 90 penetrating the insulating substrate 9. The inner wall of the through hole 90 has a roughened surface layer 30.
It is covered with a metal plating film 3 having. The inside of the through hole 90 is filled with the electric insulating material 1 as a filling material.

【0022】絶縁基板9の表側面には,パターン回路6
1及び半導体チップ搭載用のダイパッド63が設けられ
ている。絶縁基板9の裏側面には,パターン回路62及
び放熱パッド64が設けられている。ダイパッド63と
放熱パッド64の間は,絶縁基板9の略中央部に設けた
上記スルーホール90により接続している。表側面及び
裏側面のパターン回路61,62の間は,図2に示すご
とく,絶縁基板9の周辺部に設けた上記スルーホール9
0により接続されている。
The pattern circuit 6 is formed on the front surface of the insulating substrate 9.
1 and a die pad 63 for mounting a semiconductor chip are provided. A pattern circuit 62 and a heat dissipation pad 64 are provided on the back side surface of the insulating substrate 9. The die pad 63 and the heat radiation pad 64 are connected by the through hole 90 provided in the substantially central portion of the insulating substrate 9. As shown in FIG. 2, the space between the pattern circuits 61 and 62 on the front and back surfaces is the through hole 9 provided in the peripheral portion of the insulating substrate 9.
Connected by 0.

【0023】ダイパッド63の上には,接着剤59によ
り半導体チップ5が搭載される。半導体チップ5は,パ
ターン回路61の先端部のボンディングパッド610
と,ワイヤー50により接続される。半導体チップ5お
よびワイヤー50は,樹脂55により封止される。接着
剤59は,ダイアタッチ系樹脂,エポキシ系樹脂,ある
いはフィラーを含有したエポキシ系樹脂等である。本例
のプリント配線板10は,半導体チップ5とパターン回
路61との間を,ワイヤー50により接続する方式であ
る。
The semiconductor chip 5 is mounted on the die pad 63 with an adhesive 59. The semiconductor chip 5 has a bonding pad 610 at the tip of the pattern circuit 61.
Are connected by a wire 50. The semiconductor chip 5 and the wires 50 are sealed with resin 55. The adhesive 59 is a die attach resin, an epoxy resin, an epoxy resin containing a filler, or the like. The printed wiring board 10 of this example is a system in which the semiconductor chip 5 and the pattern circuit 61 are connected by a wire 50.

【0024】また,絶縁基板9の裏側面には,パターン
回路62,及び放熱パッド64が設けられている。パタ
ーン回路62の上には,マザーボード8のパッド82と
半田81により接合するための複数のパッド620が設
けられている。
A pattern circuit 62 and a heat radiation pad 64 are provided on the back side surface of the insulating substrate 9. On the pattern circuit 62, a plurality of pads 620 for joining the pads 82 of the motherboard 8 with the solder 81 are provided.

【0025】次に,上記プリント配線板の製造方法につ
いて,図3〜図14を用いて説明する。まず,図3に示
すごとく,表側面及び裏側面に銅箔2を被覆した絶縁基
板9を準備する。次いで,図4に示すごとく,絶縁基板
9に,これを貫通するスルーホール90を穿設する。次
に,図5に示すごとく,絶縁基板9の表面及びスルーホ
ール90の内壁に金属めっき膜3を施す。金属めっき膜
3は,銅である。
Next, a method for manufacturing the printed wiring board will be described with reference to FIGS. First, as shown in FIG. 3, an insulating substrate 9 whose front and back surfaces are covered with the copper foil 2 is prepared. Next, as shown in FIG. 4, a through hole 90 is formed in the insulating substrate 9 so as to penetrate the insulating substrate 9. Next, as shown in FIG. 5, the metal plating film 3 is applied to the surface of the insulating substrate 9 and the inner wall of the through hole 90. The metal plating film 3 is copper.

【0026】次に,図6に示すごとく,化学的表面処理
により,金属めっき膜3の表面に粗化表面層30を形成
する。上記化学的表面処理は,黒化処理により行う。上
記黒化処理は,以下の黒化処理液に,0.3〜15分
間,絶縁基板9を浸漬することにより行う。この黒化処
理により,金属めっき膜3の表面には,銅の針状結晶が
生成する。
Next, as shown in FIG. 6, a roughened surface layer 30 is formed on the surface of the metal plating film 3 by chemical surface treatment. The chemical surface treatment is performed by blackening treatment. The blackening treatment is performed by immersing the insulating substrate 9 in the following blackening treatment liquid for 0.3 to 15 minutes. By this blackening treatment, copper needle crystals are formed on the surface of the metal plating film 3.

【0027】 黒化処理液 ・成分(水中濃度) 亜塩素酸ナトリウム.......20〜70g/リットル, リン酸3ナトリウム12水....10〜30g/リットル, 水酸化ナトリウム........10〜30g/リットル, ・温度........70〜98℃,Blackening treatment liquid-ingredient (concentration in water) sodium chlorite. . . . . . . 20-70 g / liter, trisodium phosphate 12 water. . . . 10 to 30 g / liter, sodium hydroxide. . . . . . . . 10 to 30 g / liter, temperature. . . . . . . . 70-98 ° C,

【0028】次に,図7に示すごとく,スルーホール9
0の中及びその開口周辺部に,スクリーン印刷等の手段
により,エポキシ樹脂からなる電気絶縁材料1を供給す
る。このとき,電気絶縁材料1は,絶縁基板9の表面か
ら突出させる。次いで,この電気絶縁材料1を150℃
に加熱し,硬化させる。次に,図8に示すごとく,絶縁
基板9の表面に突出した電気絶縁材料1及び粗化表面層
30をバフにより研磨除去して,平滑表面とする。
Next, as shown in FIG.
Electrically insulating material 1 made of epoxy resin is supplied to the inside of 0 and the peripheral portion of the opening by means such as screen printing. At this time, the electrically insulating material 1 is projected from the surface of the insulating substrate 9. Next, this electrical insulating material 1 is heated to 150 ° C.
Heat to cure. Next, as shown in FIG. 8, the electrically insulating material 1 and the roughened surface layer 30 protruding on the surface of the insulating substrate 9 are polished and removed by a buff to form a smooth surface.

【0029】次に,図9〜図13に示すごとく,絶縁基
板9の表面に,エッチングレジスト法により,パターン
回路,ダイパッド,放熱パッドを形成する。即ち,ま
ず,図9に示すごとく,絶縁基板9の表側面及び裏側面
に,所望のパターンのレジスト膜71を被覆する。次い
で,この絶縁基板9を,エッチングにより,銅箔2およ
び金属めっき膜3の不要部分を除去する。次いで,レジ
スト膜71を剥離する。
Next, as shown in FIGS. 9 to 13, a pattern circuit, a die pad, and a heat dissipation pad are formed on the surface of the insulating substrate 9 by an etching resist method. That is, first, as shown in FIG. 9, the front surface and the back surface of the insulating substrate 9 are covered with a resist film 71 having a desired pattern. Next, the insulating substrate 9 is etched to remove unnecessary portions of the copper foil 2 and the metal plating film 3. Then, the resist film 71 is peeled off.

【0030】これにより,図10に示すごとく,絶縁基
板9の表側面には,パターン回路61,ボンディングパ
ッド610,ダイパッド63が形成される。また,絶縁
基板9の裏側面には,パターン回路62,放熱パッド6
4が形成される。
As a result, as shown in FIG. 10, the pattern circuit 61, the bonding pad 610, and the die pad 63 are formed on the front surface of the insulating substrate 9. Further, on the back side of the insulating substrate 9, the pattern circuit 62 and the heat dissipation pad 6 are provided.
4 is formed.

【0031】次に,図11に示すごとく,絶縁基板9の
表側面及び裏側面に,上記パターン形成部分の金属めっ
き膜3を部分的に露出させて,ソルダーレジスト膜72
を被覆する。次に,図12に示すごとく,めっき処理に
より,金属めっき膜3の表面に部分的にNi/Auめっ
き膜4を被覆する。
Next, as shown in FIG. 11, the metal plating film 3 in the pattern forming portion is partially exposed on the front and back surfaces of the insulating substrate 9 to form a solder resist film 72.
To cover. Next, as shown in FIG. 12, the surface of the metal plating film 3 is partially covered with the Ni / Au plating film 4 by plating.

【0032】これにより,図13に示すごとく,ダイパ
ッド63,ボンディングパッド610がNi/Auめっ
き膜4により被覆される。また,絶縁基板9の裏側面に
は,マザーボードと接合するためのパッド620が形成
される。これにより,上記プリント配線板10が得られ
る。
As a result, as shown in FIG. 13, the die pad 63 and the bonding pad 610 are covered with the Ni / Au plating film 4. In addition, a pad 620 for bonding to the mother board is formed on the back surface of the insulating substrate 9. As a result, the printed wiring board 10 is obtained.

【0033】上記プリント配線板10のダイパッド63
の上には,図14に示すごとく,接着剤59を用いて,
半導体チップ5が搭載される。半導体チップ5は,ワイ
ヤー50により,ボンディングパッド610と電気的に
接続される。半導体チップ5及びワイヤー50は,樹脂
55により封止される。
Die pad 63 of the printed wiring board 10
As shown in FIG. 14, using an adhesive 59,
The semiconductor chip 5 is mounted. The semiconductor chip 5 is electrically connected to the bonding pad 610 by the wire 50. The semiconductor chip 5 and the wires 50 are sealed with resin 55.

【0034】このプリント配線板10の裏側面における
パッド620は,図1に示すごとく,マザーボード8の
パッド82の上に,ボール状の半田81を介して配置さ
れる。これを加熱して,プリント配線板のパッド620
とマザーボード8のパッド82とを半田付けする。
The pad 620 on the back side of the printed wiring board 10 is arranged on the pad 82 of the mother board 8 via the ball-shaped solder 81 as shown in FIG. By heating this, the pad 620 of the printed wiring board
And the pad 82 of the motherboard 8 are soldered.

【0035】次に,本例の作用効果について説明する。
本例にかかるプリント配線板の製造方法においては,図
6,図7に示すごとく,スルーホール90の内壁に形成
した金属めっき膜3の表面に,化学的表面処理を施し
て,粗化表面層30を形成している。そのため,電気絶
縁材料1は,粗化表面層30の凹凸により,スルーホー
ル90の内壁に対し密着する。そのため,例え,熱衝撃
を受けても,電気絶縁材料1がスルーホール90の内壁
から剥がれることもない。従って,スルーホール90か
ら湿気が浸入するのを防止することができる。
Next, the function and effect of this example will be described.
In the method for manufacturing a printed wiring board according to this example, as shown in FIGS. 6 and 7, the surface of the metal plating film 3 formed on the inner wall of the through hole 90 is chemically surface-treated to give a roughened surface layer. Forming 30. Therefore, the electrically insulating material 1 adheres to the inner wall of the through hole 90 due to the unevenness of the roughened surface layer 30. Therefore, even if a thermal shock is applied, the electrically insulating material 1 does not peel off from the inner wall of the through hole 90. Therefore, it is possible to prevent moisture from entering through the through hole 90.

【0036】それ故,プリント配線板を半田付けにより
マザーボードに実装する場合においても,半田の溶融温
度により,スルーホール内の金属めっき膜と電気絶縁材
料との間に剥離を生じない。
Therefore, even when the printed wiring board is mounted on the mother board by soldering, peeling does not occur between the metal plating film in the through hole and the electrically insulating material due to the melting temperature of the solder.

【0037】また,スルーホール90の内部だけでな
く,その開口周辺部にも電気絶縁材料1を供給してい
る。そのため,例え,電気絶縁材料1を硬化する際に電
気絶縁材料1が収縮しても,スルーホール90の内部全
体を電気絶縁材料1により充填することができる。
The electrical insulating material 1 is supplied not only to the inside of the through hole 90 but also to the peripheral portion of the opening. Therefore, even if the electric insulating material 1 contracts when the electric insulating material 1 is cured, the entire inside of the through hole 90 can be filled with the electric insulating material 1.

【0038】また,絶縁基板9の表面の金属めっき3に
は粗化表面層が形成されるが,その後これを研磨して均
一な平滑面としている。そのため,金属めっき3の表面
を,更にめっき膜で被覆する場合にも,均一な厚みのめ
っき膜を形成することができる。このため,絶縁基板9
の表面に,平滑で層厚みが均一なパターン回路61及び
ダイパッド63を形成することができる。
A roughened surface layer is formed on the metal plating 3 on the surface of the insulating substrate 9, which is then polished to form a uniform smooth surface. Therefore, even when the surface of the metal plating 3 is further covered with a plating film, a plating film having a uniform thickness can be formed. Therefore, the insulating substrate 9
It is possible to form the pattern circuit 61 and the die pad 63 on the surface of which are smooth and have a uniform layer thickness.

【0039】故に,ダイパッド63の上に接着剤59を
用いて半導体チップ5を搭載したとき,ダイパッド63
と接着剤59との間を密着させることができる。従っ
て,熱衝撃を受けたときにも,接着剤59がダイパッド
63から剥離することがなく,水分の浸入もない。その
結果,半導体チップ5,ダイパッド63,パターン回路
61の損傷を抑制することができる。
Therefore, when the semiconductor chip 5 is mounted on the die pad 63 by using the adhesive 59, the die pad 63
And the adhesive 59 can be closely attached. Therefore, the adhesive 59 does not separate from the die pad 63 even when it is subjected to a thermal shock, and the moisture does not enter. As a result, damage to the semiconductor chip 5, die pad 63, and pattern circuit 61 can be suppressed.

【0040】尚,上記においては,半導体チップ5と絶
縁基板9上の配線パターン61との接続は,ボンディン
グパッド610を介してワイヤー50により行った例を
示した。しかし,半導体チップ5と配線パターン61と
の接続は,図15に示すごとく,配線パターン61のボ
ンディングパッド610の上に半田バンプ500を設け
て,半導体チップ5と接続する方式により行うこともで
きる。
In the above description, the example in which the semiconductor chip 5 and the wiring pattern 61 on the insulating substrate 9 are connected by the wire 50 via the bonding pad 610 has been shown. However, the connection between the semiconductor chip 5 and the wiring pattern 61 can also be performed by a method in which the solder bump 500 is provided on the bonding pad 610 of the wiring pattern 61 and the semiconductor chip 5 is connected, as shown in FIG.

【0041】実施例2 本例においては,化学的表面処理として黒化処理及び黒
化還元処理を順次行い,金属めっき膜の表面に粗化表面
層を形成させた。即ち,まず,実施例1に示した黒化処
理を行った。次いで,以下の第1還元処理液及び第2還
元処理液に,上記絶縁基板を順に浸漬して,黒化還元処
理を行った。第1還元処理液への浸漬時間,及び第2還
元処理液への浸漬時間は0.1〜15分間である。
Example 2 In this example, a blackening treatment and a blackening reduction treatment were sequentially carried out as a chemical surface treatment to form a roughened surface layer on the surface of the metal plating film. That is, first, the blackening treatment shown in Example 1 was performed. Next, the above-mentioned insulating substrate was sequentially immersed in the following first reduction treatment liquid and second reduction treatment liquid to perform blackening reduction treatment. The immersion time in the first reduction treatment liquid and the immersion time in the second reduction treatment liquid are 0.1 to 15 minutes.

【0042】 第1還元処理液 ・成分 水素ホウ素ナトリウム.....0.1〜5.0g/リットル, 水酸化ナトリウム.......0.1〜5.0g/リットル, ・温度.............30〜60℃,First Reduction Treatment Liquid-Component Sodium Hydrogen Boron. . . . . 0.1-5.0 g / liter, sodium hydroxide. . . . . . . 0.1-5.0 g / liter, temperature. . . . . . . . . . . . . 30-60 ° C,

【0043】 第2還元処理液 ・成分 水酸化ナトリウム.......1.0〜10g/リットル, ホルムアルデヒド.......1.0〜20g/リットル, メタノール..........1.0〜30g/リットル, ・温度.............30〜60℃,Second reduction treatment liquid-Component sodium hydroxide. . . . . . . 1.0-10 g / liter, formaldehyde. . . . . . . 1.0 to 20 g / liter, methanol. . . . . . . . . . 1.0 to 30 g / liter, temperature. . . . . . . . . . . . . 30-60 ° C,

【0044】上記黒化還元処理により,金属めっき膜の
表面には,還元された銅の針状結晶が生成する。その他
は,実施例1と同様である。本例においては,上記処理
を行っているので,実施例1の場合よりも更に耐酸性向
上の点で優れている。その他,本例においても,実施例
1と同様の効果を得ることができる。
By the blackening reduction treatment, reduced copper needle crystals are formed on the surface of the metal plating film. Others are the same as in the first embodiment. In this example, since the above treatment is performed, the acid resistance is further improved as compared with the case of Example 1. In addition, also in this example, the same effect as that of the first embodiment can be obtained.

【0045】実施例3 本例においては,化学的表面処理として黒化処理,黒化
還元及び酸処理を順次行い,金属めっき膜の表面に粗化
表面層を形成させた。即ち,本例の処理を行うに当た
り,まず,実施例1に示した黒化処理を行ない,次いで
実施例2に示した黒化還元処理を行った。次いで,以下
の成分からなる酸処理液に,上記絶縁基板を浸漬した。
酸処理液への浸漬時間は,0.1〜10分間である。
Example 3 In this example, a blackening treatment, a blackening reduction and an acid treatment were sequentially carried out as a chemical surface treatment to form a roughened surface layer on the surface of the metal plating film. That is, in performing the process of this example, first, the blackening process shown in Example 1 was performed, and then the blackening reduction process shown in Example 2 was performed. Next, the above insulating substrate was immersed in an acid treatment liquid containing the following components.
The immersion time in the acid treatment solution is 0.1 to 10 minutes.

【0046】酸処理液 ・成分 硫酸.....30〜300g/リットル, ・温度......5〜40℃,Acid treatment liquid / component Sulfuric acid. . . . . 30-300 g / liter, temperature. . . . . . 5-40 ° C,

【0047】上記化学的表面処理により,金属めっき膜
の表面には,酸化された銅の針状結晶が生成した。その
他は,実施例2と同様である。本例においても,実施例
2と同様の効果を得ることができる。
By the above chemical surface treatment, oxidized copper needle crystals were formed on the surface of the metal plating film. Others are the same as those in the second embodiment. Also in this example, the same effect as that of the second embodiment can be obtained.

【図面の簡単な説明】[Brief description of drawings]

【図1】実施例1のプリント配線板をマザーボードに実
装した状態の断面図。
FIG. 1 is a cross-sectional view of a printed wiring board of Example 1 mounted on a motherboard.

【図2】実施例1のプリント配線板の表側面を示す説明
図。
FIG. 2 is an explanatory view showing the front and side surfaces of the printed wiring board of Example 1.

【図3】実施例1のプリント配線板の製造方法におい
て,表面に銅箔を被覆させた絶縁基板の断面図。
FIG. 3 is a cross-sectional view of an insulating substrate having a surface coated with a copper foil in the method for manufacturing a printed wiring board according to the first embodiment.

【図4】図3に続く,スルーホールを穿設した絶縁基板
の断面図。
FIG. 4 is a cross-sectional view of an insulating substrate having through holes, which is continued from FIG. 3;

【図5】図4に続く,金属めっき膜を施した絶縁基板の
断面図。
5 is a cross-sectional view of an insulating substrate provided with a metal plating film, following FIG.

【図6】図5に続く,粗化表面層を形成した絶縁基板の
断面図。
FIG. 6 is a cross-sectional view of the insulating substrate on which a roughened surface layer is formed, following FIG.

【図7】図6に続く,電気絶縁材料をスルーホール内に
充填した絶縁基板の断面図。
FIG. 7 is a cross-sectional view of an insulating substrate in which through holes are filled with an electrically insulating material, following FIG. 6;

【図8】図7に続く,表面を研磨した絶縁基板の断面
図。
8 is a cross-sectional view of the insulating substrate whose surface is polished, following FIG.

【図9】図8に続く,レジスト膜を被覆した絶縁基板の
断面図。
9 is a sectional view of the insulating substrate coated with a resist film, following FIG.

【図10】図9に続く,パターンを形成した絶縁基板の
断面図。
FIG. 10 is a cross-sectional view of the patterned insulating substrate following FIG. 9.

【図11】図10に続く,ソルダーレジスト膜を被覆し
た絶縁基板の断面図。
11 is a cross-sectional view of the insulating substrate coated with the solder resist film, following FIG.

【図12】図11に続く,Ni/Auめっき膜を施した
絶縁基板の断面図。
FIG. 12 is a cross-sectional view of an insulating substrate having a Ni / Au plating film, following FIG. 11.

【図13】図12に続く,ソルダーレジスト膜を除去し
た絶縁基板の断面図。
13 is a cross-sectional view of the insulating substrate from which the solder resist film has been removed, following FIG.

【図14】半導体チップを搭載したプリント配線板の断
面図。
FIG. 14 is a sectional view of a printed wiring board on which a semiconductor chip is mounted.

【図15】実施例1の,バンプを用いて半導体チップと
電気的に接続した,プリント配線板の断面図。
FIG. 15 is a cross-sectional view of a printed wiring board of Example 1, which is electrically connected to a semiconductor chip using bumps.

【図16】従来例における,スルーホールの内部状態を
示す説明図。
FIG. 16 is an explanatory diagram showing an internal state of a through hole in a conventional example.

【図17】従来例における,熱衝撃を受けた場合の,ス
ルーホールの内部状態を示す説明図。
FIG. 17 is an explanatory diagram showing an internal state of a through hole when a thermal shock is applied in a conventional example.

【符号の説明】 1...電気絶縁材料, 10...プリント配線板, 2...銅箔, 3...金属めっき膜, 30...粗化表面層, 4...Ni/Auめっき膜, 5...半導体チップ, 61,62...パターン回路, 63...ダイパッド, 64...放熱パッド, 8...マザーボード, 9...絶縁基板, 90...スルーホール,[Explanation of symbols] 1. . . Electrical insulating material, 10. . . Printed wiring board, 2. . . Copper foil, 3. . . Metal plating film, 30. . . Roughened surface layer, 4. . . Ni / Au plating film, 5. . . Semiconductor chip, 61, 62. . . Pattern circuit, 63. . . Die pad, 64. . . Heat dissipation pad, 8. . . Motherboard, 9. . . Insulating substrate, 90. . . Through hole,

Claims (6)

【特許請求の範囲】[Claims] 【請求項1】 絶縁基板に,該絶縁基板を貫通するスル
ーホールを穿設し,次いで,上記絶縁基板の表面及び上
記スルーホールの内壁に金属めっき膜を施し,次いで,
化学的表面処理により,上記金属めっき膜の表面に粗化
表面層を形成し,次いで,上記スルーホールの内部及び
その開口周辺部に充填材を供給し,硬化させ,次いで,
上記絶縁基板の表面に突出した充填材及び上記粗化表面
層を研磨除去し,その後,上記絶縁基板の表面にパター
ン回路を形成することを特徴とするプリント配線板の製
造方法。
1. A through hole is formed in an insulating substrate so as to penetrate the insulating substrate, and then a metal plating film is applied to the surface of the insulating substrate and the inner wall of the through hole.
By a chemical surface treatment, a roughened surface layer is formed on the surface of the metal plating film, and then a filler is supplied to the inside of the through hole and the peripheral portion of the through hole to cure, and then,
A method for manufacturing a printed wiring board, comprising polishing and removing the filler and the roughened surface layer protruding from the surface of the insulating substrate, and then forming a pattern circuit on the surface of the insulating substrate.
【請求項2】 請求項1において,上記化学的表面処理
は,黒化処理であることを特徴とするプリント配線板の
製造方法。
2. The method for manufacturing a printed wiring board according to claim 1, wherein the chemical surface treatment is blackening treatment.
【請求項3】 請求項1において,上記化学的表面処理
は,黒化処理及び黒化還元処理を順次行うことを特徴と
するプリント配線板の製造方法。
3. The method for manufacturing a printed wiring board according to claim 1, wherein the chemical surface treatment is a blackening treatment and a blackening reduction treatment in sequence.
【請求項4】 請求項1において,上記化学的表面処理
は,黒化処理,黒化還元処理及び酸処理を順次行うこと
を特徴とするプリント配線板の製造方法。
4. The method of manufacturing a printed wiring board according to claim 1, wherein the chemical surface treatment is performed by sequentially performing a blackening treatment, a blackening reduction treatment, and an acid treatment.
【請求項5】 請求項1〜4のいずれか一項において,
上記粗化表面層は,針状表面を有することを特徴とする
プリント配線板の製造方法。
5. The method according to any one of claims 1 to 4,
The said roughened surface layer has a needle-shaped surface, The manufacturing method of the printed wiring board characterized by the above-mentioned.
【請求項6】 請求項1〜5のいずれか一項において,
上記粗化表面層の研磨は,バフ,ブラシにより行うこと
を特徴とするプリント配線板の製造方法。
6. The method according to any one of claims 1 to 5,
A method for manufacturing a printed wiring board, wherein the roughened surface layer is polished with a buff or a brush.
JP24057394A 1994-09-07 1994-09-07 Manufacturing method of printed wiring board Expired - Lifetime JP3582111B2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP24057394A JP3582111B2 (en) 1994-09-07 1994-09-07 Manufacturing method of printed wiring board

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP24057394A JP3582111B2 (en) 1994-09-07 1994-09-07 Manufacturing method of printed wiring board

Related Child Applications (2)

Application Number Title Priority Date Filing Date
JP2003325545A Division JP2004048050A (en) 2003-09-18 2003-09-18 Printed wiring board
JP2004130149A Division JP2004266290A (en) 2004-04-26 2004-04-26 Printed wiring board

Publications (2)

Publication Number Publication Date
JPH0878842A true JPH0878842A (en) 1996-03-22
JP3582111B2 JP3582111B2 (en) 2004-10-27

Family

ID=17061538

Family Applications (1)

Application Number Title Priority Date Filing Date
JP24057394A Expired - Lifetime JP3582111B2 (en) 1994-09-07 1994-09-07 Manufacturing method of printed wiring board

Country Status (1)

Country Link
JP (1) JP3582111B2 (en)

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
USRE40947E1 (en) 1997-10-14 2009-10-27 Ibiden Co., Ltd. Multilayer printed wiring board and its manufacturing method, and resin composition for filling through-hole
JP2013074178A (en) * 2011-09-28 2013-04-22 Ngk Spark Plug Co Ltd Method for manufacturing wiring board with built-in component
JP2019054053A (en) * 2017-09-13 2019-04-04 大日本印刷株式会社 Wiring board having through wiring and manufacturing method thereof

Cited By (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
USRE40947E1 (en) 1997-10-14 2009-10-27 Ibiden Co., Ltd. Multilayer printed wiring board and its manufacturing method, and resin composition for filling through-hole
JP2013074178A (en) * 2011-09-28 2013-04-22 Ngk Spark Plug Co Ltd Method for manufacturing wiring board with built-in component
US9167702B2 (en) 2011-09-28 2015-10-20 Ngk Spark Plug Co., Ltd. Method of manufacturing wiring substrate having built-in component
JP2019054053A (en) * 2017-09-13 2019-04-04 大日本印刷株式会社 Wiring board having through wiring and manufacturing method thereof

Also Published As

Publication number Publication date
JP3582111B2 (en) 2004-10-27

Similar Documents

Publication Publication Date Title
US4993148A (en) Method of manufacturing a circuit board
JP2501019B2 (en) Flexible circuit board
KR100614548B1 (en) Fabrication method of wiring substrate for mounting semiconductor element and semiconductor device
JP2004095972A (en) Manufacturing method for plastic package
JPH05144995A (en) Semiconductor package
JP3475569B2 (en) Package and manufacturing method thereof
JP3582111B2 (en) Manufacturing method of printed wiring board
JP3958608B2 (en) Wiring board manufacturing method
JP4067027B2 (en) Printed wiring board and manufacturing method thereof
JP3735873B2 (en) Printed wiring board
JP3346216B2 (en) Printed wiring board
JP4396770B2 (en) Printed wiring board
JP2004048050A (en) Printed wiring board
JP2000082760A (en) Semiconductor device
JP3279225B2 (en) Electronic component having bump and its mounting structure
JP2004266290A (en) Printed wiring board
JP3201501B2 (en) Method of manufacturing package component and method of forming heat spreader for package component
JPH10215066A (en) Manufacture of printed wiring board
JPS599947A (en) Package for electronic circuit and its manufacture
JPH10294549A (en) Manufacture of printed wiring board and printed wiring board
JP3868557B2 (en) Manufacturing method of multilayer printed wiring board for IC mounting
JPH0837204A (en) Semiconductor device and method of manufacturing semiconductor device
JP3061726B2 (en) Semiconductor device
JP2000223613A (en) Semiconductor device
JP2004172425A (en) Electronic apparatus

Legal Events

Date Code Title Description
A02 Decision of refusal

Free format text: JAPANESE INTERMEDIATE CODE: A02

Effective date: 20040302

A521 Written amendment

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20040426

A911 Transfer of reconsideration by examiner before appeal (zenchi)

Free format text: JAPANESE INTERMEDIATE CODE: A911

Effective date: 20040430

TRDD Decision of grant or rejection written
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20040706

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20040719

R150 Certificate of patent (=grant) or registration of utility model

Free format text: JAPANESE INTERMEDIATE CODE: R150

FPAY Renewal fee payment (prs date is renewal date of database)

Free format text: PAYMENT UNTIL: 20070806

Year of fee payment: 3

FPAY Renewal fee payment (prs date is renewal date of database)

Free format text: PAYMENT UNTIL: 20080806

Year of fee payment: 4

FPAY Renewal fee payment (prs date is renewal date of database)

Free format text: PAYMENT UNTIL: 20080806

Year of fee payment: 4

FPAY Renewal fee payment (prs date is renewal date of database)

Free format text: PAYMENT UNTIL: 20090806

Year of fee payment: 5

FPAY Renewal fee payment (prs date is renewal date of database)

Free format text: PAYMENT UNTIL: 20090806

Year of fee payment: 5

FPAY Renewal fee payment (prs date is renewal date of database)

Free format text: PAYMENT UNTIL: 20100806

Year of fee payment: 6

FPAY Renewal fee payment (prs date is renewal date of database)

Free format text: PAYMENT UNTIL: 20100806

Year of fee payment: 6

FPAY Renewal fee payment (prs date is renewal date of database)

Free format text: PAYMENT UNTIL: 20110806

Year of fee payment: 7

FPAY Renewal fee payment (prs date is renewal date of database)

Free format text: PAYMENT UNTIL: 20120806

Year of fee payment: 8

FPAY Renewal fee payment (prs date is renewal date of database)

Free format text: PAYMENT UNTIL: 20120806

Year of fee payment: 8

FPAY Renewal fee payment (prs date is renewal date of database)

Free format text: PAYMENT UNTIL: 20130806

Year of fee payment: 9

EXPY Cancellation because of completion of term