JPH08288633A - Manufacture of printed wiring board - Google Patents

Manufacture of printed wiring board

Info

Publication number
JPH08288633A
JPH08288633A JP11799895A JP11799895A JPH08288633A JP H08288633 A JPH08288633 A JP H08288633A JP 11799895 A JP11799895 A JP 11799895A JP 11799895 A JP11799895 A JP 11799895A JP H08288633 A JPH08288633 A JP H08288633A
Authority
JP
Japan
Prior art keywords
solder
conductor circuit
carrier
pattern
printed wiring
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP11799895A
Other languages
Japanese (ja)
Other versions
JP3650853B2 (en
Inventor
Yogo Kawasaki
洋吾 川崎
Toshiki Miyabe
敏樹 宮部
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Ibiden Co Ltd
Original Assignee
Ibiden Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Ibiden Co Ltd filed Critical Ibiden Co Ltd
Priority to JP11799895A priority Critical patent/JP3650853B2/en
Publication of JPH08288633A publication Critical patent/JPH08288633A/en
Application granted granted Critical
Publication of JP3650853B2 publication Critical patent/JP3650853B2/en
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00Apparatus or processes for manufacturing printed circuits
    • H05K3/30Assembling printed circuits with electric components, e.g. with resistor
    • H05K3/32Assembling printed circuits with electric components, e.g. with resistor electrically connecting electric components or wires to printed circuits
    • H05K3/34Assembling printed circuits with electric components, e.g. with resistor electrically connecting electric components or wires to printed circuits by soldering
    • H05K3/3457Solder materials or compositions; Methods of application thereof
    • H05K3/3478Applying solder preforms; Transferring prefabricated solder patterns

Landscapes

  • Electric Connection Of Electric Components To Printed Circuits (AREA)
  • Manufacturing Of Printed Wiring (AREA)

Abstract

PURPOSE: To provide a printed wiring board manufacturing method by which a semiconductor pattern can be formed at an exact position without placing any load plate on a solder carrier at reflowing time. CONSTITUTION: After a solder carrier 1 is put on a conductor circuit board 60 while the carrier 1 is held by suction by means of a suction jig 2 equipped with a vacuum chuck, the carrier 1 is positioned to the substrate 60 and the solder pattern 12 on the carrier 1 is temporarily fixed to a conductor circuit 65 of the board 60 by pressing the carrier 1 against the board 60 with the jig 2. It is preferable to adjust the pressing force of the jig 2 to 5-50kgf/cm<2> . Thereafter, the solder pattern 12 is formed on the circuit 65 by reflowing the pattern 12 by heating the board 60 together with the carrier 1.

Description

【発明の詳細な説明】Detailed Description of the Invention

【0001】[0001]

【産業上の利用分野】本発明は,加熱リフロー時に半田
キャリアの上に荷重板を載置することなく,正確な位置
に半田パターンを形成することができる,プリント配線
板の製造方法に関する。
BACKGROUND OF THE INVENTION 1. Field of the Invention The present invention relates to a method for manufacturing a printed wiring board, which allows a solder pattern to be formed at an accurate position without placing a load plate on a solder carrier during heating reflow.

【0002】[0002]

【従来技術】従来,プリント配線板としては,例えば,
図7に示すごとく,絶縁基板63の表面に導体回路65
を形成し,該導体回路65を半田パターン12を介し
て,マザーボード67に接合するものがある。プリント
配線板6の表面は,上記半田パターン12を除いて,ソ
ルダーレジスト9により被覆されている。
2. Description of the Related Art Conventionally, as a printed wiring board, for example,
As shown in FIG. 7, a conductor circuit 65 is formed on the surface of the insulating substrate 63.
And the conductor circuit 65 is bonded to the mother board 67 via the solder pattern 12. The surface of the printed wiring board 6 is covered with a solder resist 9 except for the solder pattern 12.

【0003】上記半田パターン12を有するプリント配
線板6を製造するに当たっては,例えば,まず,図8に
示すごとく,基材69の表面に半田パターン12を形成
して,半田キャリア1を得る。次いで,表面にフラック
ス650を塗布した導体回路基板60の表面に,上記半
田キャリア1を配置する。この際,導体回路基板60の
導体回路65の上に,半田キャリア1の半田パターン1
2が位置するように位置合わせをする。
In manufacturing the printed wiring board 6 having the solder pattern 12, for example, first, as shown in FIG. 8, the solder pattern 12 is formed on the surface of the base material 69 to obtain the solder carrier 1. Next, the solder carrier 1 is placed on the surface of the conductor circuit board 60 having the surface coated with the flux 650. At this time, the solder pattern 1 of the solder carrier 1 is formed on the conductor circuit 65 of the conductor circuit board 60.
Align so that 2 is positioned.

【0004】次いで,半田キャリア1の上に荷重板8を
載せる。これは,半田キャリア1が導体回路基板60上
に塗布したフラックス650により滑ることを防止し
て,半田キャリア1と導体回路基板60との間の位置ズ
レを防止するためである。
Next, the load plate 8 is placed on the solder carrier 1. This is to prevent the solder carrier 1 from slipping due to the flux 650 applied on the conductor circuit board 60, and to prevent the positional deviation between the solder carrier 1 and the conductor circuit board 60.

【0005】次いで,図9に示すごとく,荷重板8によ
り荷重をかけたまま,半田パターン12を導体回路基板
60の導体回路65に密着させて,加熱リフロー炉に入
れ,加熱する。これにより,半田パターンが溶融して導
体回路65に転写されて,図7に示す上記プリント配線
板6が得られる。
Then, as shown in FIG. 9, the solder pattern 12 is brought into close contact with the conductor circuit 65 of the conductor circuit board 60 while being loaded by the load plate 8, and the solder pattern 12 is placed in a heating reflow furnace and heated. As a result, the solder pattern is melted and transferred to the conductor circuit 65, and the printed wiring board 6 shown in FIG. 7 is obtained.

【0006】[0006]

【解決しようとする課題】しかしながら,上記従来のプ
リント配線板の製造方法においては,図9に示すごと
く,荷重板8を半田キャリア1の上に載置している。そ
のため,荷重板8の載置の際における荷重板8の衝撃に
より,半田パターン12と導体回路65との間に位置ズ
レが発生するおそれがある。そのため,導体回路の上の
正確な位置に半田パターンを形成することが困難とな
る。
However, in the conventional method of manufacturing a printed wiring board, the load plate 8 is placed on the solder carrier 1 as shown in FIG. Therefore, when the load plate 8 is placed, an impact of the load plate 8 may cause a positional deviation between the solder pattern 12 and the conductor circuit 65. Therefore, it becomes difficult to form a solder pattern at an accurate position on the conductor circuit.

【0007】また,荷重板8は,上記リフロー時におい
て半田キャリア1から熱を奪う。そのため,加熱リフロ
ー炉の中を,過剰に高い温度に設定しなければならず,
余分の加熱エネルギーが必要となる。
The load plate 8 also removes heat from the solder carrier 1 during the reflow process. Therefore, it is necessary to set an excessively high temperature in the heating reflow furnace,
Extra heating energy is required.

【0008】本発明はかかる従来の問題点に鑑み,加熱
リフロー時に半田キャリアの上に荷重板を載置すること
なく,半田パターンを正確な位置に形成することができ
る,プリント配線板の製造方法を提供しようとするもの
である。
In view of the above-mentioned conventional problems, the present invention is a method for manufacturing a printed wiring board in which a solder pattern can be formed at an accurate position without placing a load plate on a solder carrier during heating reflow. Is to provide.

【0009】[0009]

【課題の解決手段】本発明は,導体回路基板に設けた導
体回路と,該導体回路上に設けた半田パターンとを有す
るプリント配線板を製造する方法において,まず,上記
導体回路上に形成するための半田パターンを基材上に設
けてなる半田キャリアを準備し,次に,上記半田キャリ
アを真空チャック付き吸引治具により真空吸引して保持
し,次に,上記吸引治具により保持した半田キャリアを
上記導体回路基板の上に配置すると共に,上記導体回路
基板の導体回路の上に上記半田キャリアの半田パターン
が位置するように両者の位置合わせを行い,次に,上記
吸引治具を下降させて,上記導体回路基板の導体回路の
上に上記半田キャリアの半田パターンを接触させると共
に,上記吸引治具により半田キャリアを押圧して上記半
田パターンを上記導体回路に仮固定し,その後,上記導
体回路の上に半田パターンを形成することを特徴とする
プリント配線板の製造方法にある。
The present invention is a method for manufacturing a printed wiring board having a conductor circuit provided on a conductor circuit board and a solder pattern provided on the conductor circuit. First, the printed circuit board is formed on the conductor circuit. A solder carrier in which a solder pattern is provided on a base material, and then the above solder carrier is vacuum-sucked and held by a suction jig with a vacuum chuck, and then solder held by the suction jig. The carrier is placed on the conductor circuit board, the both are aligned so that the solder pattern of the solder carrier is located on the conductor circuit of the conductor circuit board, and then the suction jig is lowered. Then, the solder pattern of the solder carrier is brought into contact with the conductor circuit of the conductor circuit board, and the solder carrier is pressed by the suction jig to form the solder pattern. Temporarily fixed to the body circuit, then, in the manufacturing method of a printed wiring board and forming a solder pattern on the conductor circuit.

【0010】本発明において最も注目すべきことは,真
空チャック付き吸引治具の吸引力により半田キャリアを
保持して導体回路基板の上に位置するように位置合わせ
を行い,次に上記吸引治具により上記半田キャリアを押
圧して半田パターンを上記導体回路基板の導体回路に仮
固定することである。
What is most noticeable in the present invention is that the suction force of the suction jig with the vacuum chuck holds the solder carrier so that the solder carrier is positioned on the conductor circuit board. To press the solder carrier to temporarily fix the solder pattern to the conductor circuit of the conductor circuit board.

【0011】上記半田キャリアは,導体回路上に形成す
るための半田パターンと,該半田パターンを表面に形成
した基材とを有している。上記基材は,透光性を有する
ことが好ましい。これにより,半田パターンと導体回路
との位置関係を半田キャリアの上方から透視できるた
め,両者の位置合わせが容易となる。
The solder carrier has a solder pattern to be formed on the conductor circuit and a base material having the solder pattern formed on the surface. The base material preferably has a light-transmitting property. As a result, the positional relationship between the solder pattern and the conductor circuit can be seen through from above the solder carrier, which facilitates the alignment of the two.

【0012】また,基材が透光性である場合,例えば,
半田パターンと導体回路との配置関係は,例えばCCD
カメラ等の光学的手段により認識して,容易に両者の位
置合わせを行うことができる。上記半田パターンは,半
田を用いて形成したものであり,導体回路よりも柔らか
い。
When the substrate is translucent, for example,
The arrangement relationship between the solder pattern and the conductor circuit is, for example, CCD.
It is possible to easily align the two by recognizing them by an optical means such as a camera. The solder pattern is formed using solder and is softer than the conductor circuit.

【0013】上記半田キャリアは,真空チャック付き吸
引治具により吸引保持して,導体回路基板に対して押圧
する。上記吸引治具による押圧力は,5〜50kgf/
cm2 であることが好ましい。5kgf/cm2 未満の
場合には,半田パターンが導体回路に対して充分に強く
仮固定できないおそれがある。一方,50kgf/cm
2 を越える場合には,導体回路或いは導体回路基板を損
傷するおそれがある。
The solder carrier is suction-held by a suction jig with a vacuum chuck and pressed against the conductor circuit board. The pressing force applied by the suction jig is 5 to 50 kgf /
It is preferably cm 2 . If it is less than 5 kgf / cm 2 , the solder pattern may not be sufficiently firmly fixed to the conductor circuit. On the other hand, 50 kgf / cm
If it exceeds 2 , the conductor circuit or the conductor circuit board may be damaged.

【0014】次に,半田キャリアの半田パターンを,導
体回路基板の導体回路上に形成する。その好ましい形成
方法としては,例えば,半田パターンを導体回路上に仮
固定した後,半田キャリアから上記吸引治具を取り外
し,その後上記導体回路基板を上記半田キャリアと共に
加熱することにより,半田キャリアの半田パターンを加
熱リフローさせて導体回路上に転写する方法がある。
Next, a solder pattern of the solder carrier is formed on the conductor circuit of the conductor circuit board. As a preferable forming method, for example, after the solder pattern is temporarily fixed on the conductor circuit, the suction jig is removed from the solder carrier, and then the conductor circuit board is heated together with the solder carrier to solder the solder carrier. There is a method in which a pattern is heated and reflowed and transferred onto a conductor circuit.

【0015】この転写方法では,半田パターンのリフロ
ー用の加熱は,半田キャリアから吸引治具を取り外した
後に行う。そのため,従来のように荷重板によってリフ
ロー用の熱が奪われることもない。従って,リフロー時
の加熱エネルギーの省力化を図ることができる。
In this transfer method, heating for reflowing the solder pattern is performed after removing the suction jig from the solder carrier. Therefore, the heat for reflow is not taken away by the load plate unlike the conventional case. Therefore, it is possible to save the heating energy during reflow.

【0016】上記の導体回路上に形成された半田パター
ンは,例えば,相手部材との接合のための半田バンプと
して使用することができる。また,TAB(Tape
Automated Bonding),又はQFP
(Quad Flat Package)としても使用
することができる。
The solder pattern formed on the conductor circuit can be used, for example, as a solder bump for joining with a mating member. Also, TAB (Tape
Automated Bonding) or QFP
It can also be used as (Quad Flat Package).

【0017】[0017]

【作用及び効果】本発明のプリント配線板の製造方法に
おいては,半田キャリアを真空チャック付き吸引治具に
より吸引保持して導体回路基板に対して位置決めを行う
と共に連続して上記吸引治具により半田キャリアを押圧
して半田パターンを導体回路に仮固定している。即ち,
上記の仮固定は半田パターンを導体回路に対して圧着固
定することにより行う。そのため,導体回路基板に対し
て半田キャリアを正確な位置に位置決め,固定すること
ができる。
In the method for manufacturing a printed wiring board according to the present invention, the solder carrier is sucked and held by the suction jig with the vacuum chuck to position the conductor carrier on the conductor circuit board and continuously soldered by the suction jig. The carrier is pressed to temporarily fix the solder pattern to the conductor circuit. That is,
The temporary fixing is performed by crimping and fixing the solder pattern to the conductor circuit. Therefore, it is possible to position and fix the solder carrier at an accurate position with respect to the conductor circuit board.

【0018】また,上記押圧時には,半田パターンは導
体回路よりも柔らかいため,導体回路との接触部分が導
体回路に沿って凹み,半田パターンが導体回路に対して
仮固定される。このため,半田パターンと導体回路との
間に位置ズレは発生しない。それ故,加熱リフローの際
に,荷重板により半田キャリアを押さえつける必要もな
い。従って,正確な位置に半田パターンを形成すること
ができる。
Further, at the time of pressing, since the solder pattern is softer than the conductor circuit, the contact portion with the conductor circuit is dented along the conductor circuit, and the solder pattern is temporarily fixed to the conductor circuit. Therefore, no positional deviation occurs between the solder pattern and the conductor circuit. Therefore, it is not necessary to press the solder carrier by the load plate during the heating reflow. Therefore, the solder pattern can be formed at an accurate position.

【0019】本発明によれば,加熱リフロー時に半田キ
ャリアの上に荷重板を載置することなく,半田パターン
を正確な位置に形成することができる,プリント配線板
の製造方法を提供することができる。
According to the present invention, it is possible to provide a method for manufacturing a printed wiring board, which can form a solder pattern at an accurate position without placing a load plate on a solder carrier during heating reflow. it can.

【0020】[0020]

【実施例】本発明の実施例にかかるプリント配線板の製
造方法について,図1〜図6を用いて説明する。本例
は,絶縁基板の表面に設けた導体回路の上に,半田パタ
ーンを形成したプリント配線板を製造する方法である。
EXAMPLE A method for manufacturing a printed wiring board according to an example of the present invention will be described with reference to FIGS. This example is a method of manufacturing a printed wiring board having a solder pattern formed on a conductor circuit provided on the surface of an insulating substrate.

【0021】即ち,図1に示すごとく,半田キャリア1
を真空チャック付きの吸引治具2(後述の図7)により
吸引保持して導体回路基板60の上に配置し,位置決め
を行う。次に,図2,図3に示すごとく,吸引治具2に
より半田キャリア1を押圧して該半田キャリアの半田パ
ターン12を絶縁基板63の導体回路65に仮固定す
る。次に,図5に示すごとく,半田キャリア1から吸引
治具2を取り外し,その後導体回路基板60を半田キャ
リア1と共に加熱することにより,半田パターン12を
導体回路65上に転写して,上記プリント配線板を得
る。
That is, as shown in FIG. 1, the solder carrier 1
Is suction-held by a suction jig 2 with a vacuum chuck (FIG. 7, which will be described later), placed on the conductor circuit board 60, and positioned. Next, as shown in FIGS. 2 and 3, the solder carrier 1 is pressed by the suction jig 2 to temporarily fix the solder pattern 12 of the solder carrier to the conductor circuit 65 of the insulating substrate 63. Next, as shown in FIG. 5, the suction jig 2 is removed from the solder carrier 1, and then the conductor circuit board 60 is heated together with the solder carrier 1 so that the solder pattern 12 is transferred onto the conductor circuit 65 and the above-mentioned print is performed. Get the wiring board.

【0022】以下,これを詳説する。まず,図1に示す
ごとく,導体回路65上に形成するための半田パターン
12を基材16上に設けた半田キャリア1を準備する。
基材16は,透光性を有するプリプレグシートである。
半田は,SnとPbとからなる共晶合金である。
This will be described in detail below. First, as shown in FIG. 1, a solder carrier 1 in which a solder pattern 12 for forming on a conductor circuit 65 is provided on a base material 16 is prepared.
The base material 16 is a translucent prepreg sheet.
Solder is a eutectic alloy composed of Sn and Pb.

【0023】一方,絶縁基板63の表面に導体回路65
を形成する。次いで,半田パターンが形成される部分を
除く,絶縁基板63の表面をソルダーレジスト9により
被覆して,導体回路基板60を得る。導体回路65は,
例えば,Cu又はCu−Ni/Au等の導体材料であ
る。絶縁基板63は,例えば,ガラス・エポキシ樹脂,
ガラス・ポリイミド樹脂,又はガラスビスマレイミドト
リアジン樹脂からなる。また,導体回路65の上にフラ
ックス650を塗布する。
On the other hand, a conductor circuit 65 is formed on the surface of the insulating substrate 63.
To form. Next, the surface of the insulating substrate 63 except the portion where the solder pattern is formed is covered with the solder resist 9 to obtain the conductor circuit board 60. The conductor circuit 65 is
For example, it is a conductor material such as Cu or Cu-Ni / Au. The insulating substrate 63 is made of, for example, glass epoxy resin,
It is made of glass / polyimide resin or glass bismaleimide triazine resin. Further, the flux 650 is applied on the conductor circuit 65.

【0024】次に,図1に示すごとく,多数の吸引口2
00を開口させた真空チャック20を有する吸引治具2
により,半田キャリア1を真空吸引する。これにより,
半田キャリア1が,吸引治具2の真空チャック20に保
持される。なお,図1において,符号21は吸引室,符
号22は吸引ポンプである。
Next, as shown in FIG. 1, a large number of suction ports 2
Suction jig 2 having a vacuum chuck 20 in which 00 is opened
Thus, the solder carrier 1 is vacuumed. By this,
The solder carrier 1 is held by the vacuum chuck 20 of the suction jig 2. In FIG. 1, reference numeral 21 is a suction chamber and reference numeral 22 is a suction pump.

【0025】次に,半田キャリア1を保持した吸引治具
2を,上記導体回路基板60の上に配置する。次いで,
半田キャリア1の半田パターン12が導体回路65の上
に位置するように位置合わせを行う。この位置合わせ
は,吸引治具2に取り付けたCCDカメラ(図示略)に
より,透光性の基材63を透視して,半田パターン12
と導体回路65との位置関係を認識することにより行
う。
Next, the suction jig 2 holding the solder carrier 1 is placed on the conductor circuit board 60. Then,
Positioning is performed so that the solder pattern 12 of the solder carrier 1 is located on the conductor circuit 65. For this alignment, a CCD camera (not shown) attached to the suction jig 2 is used to see through the transparent base material 63, and the solder pattern 12
This is performed by recognizing the positional relationship between the conductor circuit 65 and the conductor circuit 65.

【0026】次に,図2に示すごとく,上記位置合わせ
をした位置において,吸引治具2を下降させて,導体回
路基板60の導体回路65の上に半田キャリア1の半田
パターン12を接触させる。更に,図3,図4に示すご
とく,吸引治具2により,半田キャリア1を押圧して,
半田パターン12を導体回路65に圧着し,仮固定す
る。吸引治具2による半田キャリア1の押圧力は,10
kgf/cm2 である。
Next, as shown in FIG. 2, the suction jig 2 is lowered at the position where the above alignment has been made, and the solder pattern 12 of the solder carrier 1 is brought into contact with the conductor circuit 65 of the conductor circuit board 60. . Furthermore, as shown in FIGS. 3 and 4, the solder jig 1 is pressed by the suction jig 2,
The solder pattern 12 is pressure-bonded to the conductor circuit 65 and temporarily fixed. The pressing force of the solder carrier 1 by the suction jig 2 is 10
It is kgf / cm 2 .

【0027】次に,吸引治具2の真空吸引を止めて,半
田キャリア1から吸引治具2を取り外す。次に,図5に
示すごとく,導体回路65により仮固定した導体回路基
板60と半田キャリア1とを加熱リフロー炉の中に入れ
て加熱する。加熱条件は,183℃以上,50秒間であ
る。これにより,図6に示すごとく,半田パターン12
が導体回路65の上に転写,形成されて,上記プリント
配線板6が得られる。
Next, the vacuum suction of the suction jig 2 is stopped, and the suction jig 2 is removed from the solder carrier 1. Next, as shown in FIG. 5, the conductor circuit board 60 temporarily fixed by the conductor circuit 65 and the solder carrier 1 are put into a heating reflow furnace and heated. The heating conditions are 183 ° C. or higher and 50 seconds. As a result, as shown in FIG.
Is transferred and formed on the conductor circuit 65, and the printed wiring board 6 is obtained.

【0028】次に,本例の作用効果について説明する。
本例のプリント配線板の製造方法においては,半田キャ
リア1を真空チャック付き吸引治具2により吸引保持し
て導体回路基板60に対して位置決めを行うと共に連続
して吸引治具2により半田キャリア1を押圧して半田パ
ターン12を導体回路65に仮固定している。即ち,上
記の仮固定は,図3に示すごとく,半田パターン12を
導体回路65に対して圧着固定することにより行う。そ
のため,導体回路基板60に対して半田キャリア1を正
確な位置に位置決め,固定することができる。
Next, the function and effect of this example will be described.
In the method for manufacturing a printed wiring board of this example, the solder carrier 1 is suction-held by the suction jig 2 with a vacuum chuck to position the conductor circuit board 60, and the solder carrier 1 is continuously sucked by the suction jig 2. Is pressed to temporarily fix the solder pattern 12 to the conductor circuit 65. That is, the above-mentioned temporary fixing is performed by crimping and fixing the solder pattern 12 to the conductor circuit 65 as shown in FIG. Therefore, the solder carrier 1 can be positioned and fixed at an accurate position with respect to the conductor circuit board 60.

【0029】また,上記押圧時には,半田パターン12
は導体回路65よりも柔らかいため,図4に示すごと
く,導体回路65との接触部分125が導体回路65に
沿って凹み,半田パターン12が導体回路65に対して
仮固定される。このため,半田パターン12と導体回路
65との間に位置ズレは発生しない。それ故,加熱リフ
ローの際に荷重板により半田キャリアを押さえつける必
要もない。従って,正確な位置に半田パターンを転写,
形成することができる。
At the time of pressing, the solder pattern 12
Is softer than the conductor circuit 65, the contact portion 125 with the conductor circuit 65 is recessed along the conductor circuit 65, and the solder pattern 12 is temporarily fixed to the conductor circuit 65, as shown in FIG. Therefore, no positional deviation occurs between the solder pattern 12 and the conductor circuit 65. Therefore, it is not necessary to press the solder carrier by the load plate during the heating reflow. Therefore, transfer the solder pattern to the correct position,
Can be formed.

【0030】また,半田パターン12のリフロー用の加
熱は,半田キャリア1から吸引治具2を取り外した後に
行う。そのため,従来のように荷重板によってリフロー
用の熱が奪われることもない。従って,リフロー時の加
熱エネルギーの省力化を図ることができる。
The reflow heating of the solder pattern 12 is performed after the suction jig 2 is removed from the solder carrier 1. Therefore, the heat for reflow is not taken away by the load plate unlike the conventional case. Therefore, it is possible to save the heating energy during reflow.

【図面の簡単な説明】[Brief description of drawings]

【図1】実施例における,導体回路基板の上に半田キャ
リアを配置し,位置合わせを行う方法を示す説明図。
FIG. 1 is an explanatory view showing a method of arranging a solder carrier on a conductor circuit board and performing alignment in an embodiment.

【図2】実施例における,半田キャリアの半田パターン
を導体回路基板の導体回路に接触した状態を示す説明
図。
FIG. 2 is an explanatory view showing a state in which the solder pattern of the solder carrier is in contact with the conductor circuit of the conductor circuit board in the embodiment.

【図3】実施例における,半田パターンを導体回路に対
して仮固定する方法を示す説明図。
FIG. 3 is an explanatory view showing a method for temporarily fixing the solder pattern to the conductor circuit in the embodiment.

【図4】実施例における,導体回路に仮固定された半田
パターンの説明図。
FIG. 4 is an explanatory diagram of a solder pattern that is temporarily fixed to a conductor circuit according to the embodiment.

【図5】実施例における,加熱リフロー炉内における,
導体回路基板と半田キャリアとを示す説明図。
FIG. 5 is a schematic diagram of a heating reflow furnace according to an embodiment,
Explanatory drawing which shows a conductor circuit board and a solder carrier.

【図6】実施例における,半田パターンの半田が導体回
路上に形成された状態を示す説明図。
FIG. 6 is an explanatory diagram showing a state in which solder of a solder pattern is formed on a conductor circuit in the example.

【図7】従来例のプリント配線板の説明図。FIG. 7 is an explanatory diagram of a conventional printed wiring board.

【図8】従来例における,導体回路基板の上に半田キャ
リアを配置する方法を示す説明図。
FIG. 8 is an explanatory view showing a method of disposing a solder carrier on a conductor circuit board in a conventional example.

【図9】従来例における,加熱リフロー炉内における,
導体回路基板と半田キャリアとを示す説明図。
FIG. 9 shows a conventional reflow furnace in a conventional example,
Explanatory drawing which shows a conductor circuit board and a solder carrier.

【符号の説明】[Explanation of symbols]

1...半田キャリア, 12...半田パターン, 16...基材, 2...吸引治具, 6...プリント配線板, 60...導体回路基板, 63...絶縁基板, 65...導体回路, 9...ソルダーレジスト, 1. . . Solder carrier, 12. . . Solder pattern, 16. . . Substrate, 2. . . Suction jig, 6. . . Printed wiring board, 60. . . Conductor circuit board, 63. . . Insulating substrate, 65. . . Conductor circuit, 9. . . Solder resist,

Claims (5)

【特許請求の範囲】[Claims] 【請求項1】 導体回路基板に設けた導体回路と,該導
体回路上に設けた半田パターンとを有するプリント配線
板を製造する方法において,まず,上記導体回路上に形
成するための半田パターンを基材上に設けてなる半田キ
ャリアを準備し,次に,上記半田キャリアを真空チャッ
ク付き吸引治具により真空吸引して保持し,次に,上記
吸引治具により保持した半田キャリアを上記導体回路基
板の上に配置すると共に,上記導体回路基板の導体回路
の上に上記半田キャリアの半田パターンが位置するよう
に両者の位置合わせを行い,次に,上記吸引治具を下降
させて,上記導体回路基板の導体回路の上に上記半田キ
ャリアの半田パターンを接触させると共に,上記吸引治
具により半田キャリアを押圧して上記半田パターンを上
記導体回路に仮固定し,その後,上記導体回路の上に半
田パターンを形成することを特徴とするプリント配線板
の製造方法。
1. In a method for manufacturing a printed wiring board having a conductor circuit provided on a conductor circuit board and a solder pattern provided on the conductor circuit, first, a solder pattern to be formed on the conductor circuit is formed. A solder carrier provided on a base material is prepared, then the solder carrier is vacuum-sucked and held by a suction jig with a vacuum chuck, and then the solder carrier held by the suction jig is held in the conductor circuit. The conductors are arranged on the board and aligned so that the solder pattern of the solder carrier is located on the conductor circuit of the conductor circuit board, and then the suction jig is lowered to move the conductor. The solder pattern of the solder carrier is brought into contact with the conductor circuit of the circuit board, and the solder carrier is pressed by the suction jig to temporarily fix the solder pattern to the conductor circuit. Then, a method for manufacturing a printed wiring board, characterized by forming a solder pattern on the conductor circuit.
【請求項2】 請求項1において,上記基材は,透光性
を有することを特徴とするプリント配線板の製造方法。
2. The method for manufacturing a printed wiring board according to claim 1, wherein the base material has a light-transmitting property.
【請求項3】 請求項1又は2において,上記吸引治具
による押圧力は,5〜50kgf/cm2 であることを
特徴とするプリント配線板の製造方法。
3. The method for manufacturing a printed wiring board according to claim 1, wherein the pressing force applied by the suction jig is 5 to 50 kgf / cm 2 .
【請求項4】 請求項2において,上記導体回路と半田
パターンとの位置合わせは,光学的手段により行うこと
を特徴とするプリント配線板の製造方法。
4. The method of manufacturing a printed wiring board according to claim 2, wherein the alignment between the conductor circuit and the solder pattern is performed by an optical means.
【請求項5】 請求項1〜4のいずれか一項において,
上記半田パターンを導体回路に仮固定した後,上記吸引
治具の真空吸引を止めて,上記半田キャリアから上記吸
引治具を取り外し,その後上記導体回路基板を上記半田
キャリアと共に加熱して,上記導体回路の上に上記半田
パターンを転写することを特徴とするプリント配線板の
製造方法。
5. The method according to any one of claims 1 to 4,
After the solder pattern is temporarily fixed to the conductor circuit, the vacuum suction of the suction jig is stopped, the suction jig is removed from the solder carrier, and then the conductor circuit board is heated together with the solder carrier to remove the conductor. A method for manufacturing a printed wiring board, which comprises transferring the solder pattern onto a circuit.
JP11799895A 1995-04-18 1995-04-18 Method for manufacturing printed wiring board Expired - Lifetime JP3650853B2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP11799895A JP3650853B2 (en) 1995-04-18 1995-04-18 Method for manufacturing printed wiring board

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP11799895A JP3650853B2 (en) 1995-04-18 1995-04-18 Method for manufacturing printed wiring board

Publications (2)

Publication Number Publication Date
JPH08288633A true JPH08288633A (en) 1996-11-01
JP3650853B2 JP3650853B2 (en) 2005-05-25

Family

ID=14725519

Family Applications (1)

Application Number Title Priority Date Filing Date
JP11799895A Expired - Lifetime JP3650853B2 (en) 1995-04-18 1995-04-18 Method for manufacturing printed wiring board

Country Status (1)

Country Link
JP (1) JP3650853B2 (en)

Also Published As

Publication number Publication date
JP3650853B2 (en) 2005-05-25

Similar Documents

Publication Publication Date Title
JP2795788B2 (en) Semiconductor chip mounting method
EP0680803B1 (en) Bonding flip chips to a substrate
KR100980301B1 (en) Transfer carrier for flexible printed circuit board and electronic parts mounting method to flexible printed circuit board
US8278143B2 (en) Manufacturing method for electronic devices
IE78445B1 (en) Method and apparatus for use in forming pre-positioned solder bumps on a pad arrangement
US5551148A (en) Method for forming conductive bumps
US5973406A (en) Electronic device bonding method and electronic circuit apparatus
EP1430532A2 (en) Encapsulation of pin solder for maintaining accuracy in pin position
KR100950523B1 (en) Printed circuit board assembly and electronic device
JP3705159B2 (en) Manufacturing method of semiconductor device
JPS6349900B2 (en)
JPH08204327A (en) Mounting apparatus
JP3650853B2 (en) Method for manufacturing printed wiring board
US6168971B1 (en) Method of assembling thin film jumper connectors to a substrate
JP2851779B2 (en) Electronic component mounting method
JPH08316622A (en) Manufacture of printed wiring board
JPH0362935A (en) Mounting method for film carrier type semiconductor device
JPH0236556A (en) Pin grid array and mounting of semiconductor element
CN115020259B (en) Semiconductor structure and packaging method thereof
JPH09153562A (en) Method of mounting solder ball on pad area array package
JPH08139096A (en) Electronic component, mounting of electronic component and electronic component mounting device
TWI814612B (en) Substrate electronic component implantation method and device
JPH06310569A (en) Face-down bonding method of semiconductor element
JP3759703B2 (en) Semiconductor device using COF film and manufacturing method thereof
JPH11186455A (en) Method for forming protruding electrode

Legal Events

Date Code Title Description
A977 Report on retrieval

Free format text: JAPANESE INTERMEDIATE CODE: A971007

Effective date: 20040615

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20040706

A521 Written amendment

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20040902

TRDD Decision of grant or rejection written
A01 Written decision to grant a patent or to grant a registration (utility model)

Effective date: 20050125

Free format text: JAPANESE INTERMEDIATE CODE: A01

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20050207

R150 Certificate of patent (=grant) or registration of utility model

Free format text: JAPANESE INTERMEDIATE CODE: R150

FPAY Renewal fee payment (prs date is renewal date of database)

Year of fee payment: 3

Free format text: PAYMENT UNTIL: 20080304

FPAY Renewal fee payment (prs date is renewal date of database)

Year of fee payment: 4

Free format text: PAYMENT UNTIL: 20090304

FPAY Renewal fee payment (prs date is renewal date of database)

Year of fee payment: 5

Free format text: PAYMENT UNTIL: 20100304

FPAY Renewal fee payment (prs date is renewal date of database)

Year of fee payment: 5

Free format text: PAYMENT UNTIL: 20100304

FPAY Renewal fee payment (prs date is renewal date of database)

Year of fee payment: 6

Free format text: PAYMENT UNTIL: 20110304

FPAY Renewal fee payment (prs date is renewal date of database)

Free format text: PAYMENT UNTIL: 20110304

Year of fee payment: 6

FPAY Renewal fee payment (prs date is renewal date of database)

Free format text: PAYMENT UNTIL: 20130304

Year of fee payment: 8