JPH079616B2 - Constant voltage circuit - Google Patents

Constant voltage circuit

Info

Publication number
JPH079616B2
JPH079616B2 JP63179634A JP17963488A JPH079616B2 JP H079616 B2 JPH079616 B2 JP H079616B2 JP 63179634 A JP63179634 A JP 63179634A JP 17963488 A JP17963488 A JP 17963488A JP H079616 B2 JPH079616 B2 JP H079616B2
Authority
JP
Japan
Prior art keywords
transistor
resistor
collector
constant voltage
output terminal
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
JP63179634A
Other languages
Japanese (ja)
Other versions
JPH0228812A (en
Inventor
文雄 鈴木
純 高山
俊明 磯貝
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Corp
Original Assignee
NEC Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by NEC Corp filed Critical NEC Corp
Priority to JP63179634A priority Critical patent/JPH079616B2/en
Publication of JPH0228812A publication Critical patent/JPH0228812A/en
Publication of JPH079616B2 publication Critical patent/JPH079616B2/en
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Landscapes

  • Control Of Electrical Variables (AREA)

Description

【発明の詳細な説明】 [産業上の利用分野] 本発明は、定電圧回路に関し、特に所望の高電圧を得る
ことができる定電圧回路に関する。
BACKGROUND OF THE INVENTION 1. Field of the Invention The present invention relates to a constant voltage circuit, and more particularly to a constant voltage circuit capable of obtaining a desired high voltage.

[従来の技術] 第2図に従来の定電圧回路の実施例を示す。エミッタが
地気に接続され且つベースとコレクタが短絡されたトラ
ンジスタT1のコレクタは、抵抗器R1の一端に接続されて
いる。抵抗器R1の他端は、抵抗器R2を介して、トランジ
スタT2のコレクタに接続されている。トランジスタR1
抵抗器R2の接続点は、出力端子VR1に接続されている。
抵抗器T2のエミッタは、抵抗器R3を介して地気に接続さ
れ且つベースは、トランジスタT1のコレクタに接続され
ている。トランジスタT3のベースは、トランジスタT2
コレクタに接続され且つエミッタは、地気に接続され且
つコレクタは、出力端子に接続されている。電源V
ccは、一端を地気に接続され且つ他端を、電流源Icc
介して、出力端子VR1に接続されている。
[Prior Art] FIG. 2 shows an embodiment of a conventional constant voltage circuit. The collector of the transistor T 1 whose emitter is grounded and whose base and collector are short-circuited is connected to one end of the resistor R 1 . The other end of the resistor R 1 is connected to the collector of the transistor T 2 via the resistor R 2 . The connection point between the transistor R 1 and the resistor R 2 is connected to the output terminal V R1 .
The emitter of the resistor T 2 is connected to ground via the resistor R 3 and the base is connected to the collector of the transistor T 1 . The base of transistor T 3 is and the emitter connected to the collector of the transistor T 2 are, and the collector is connected to the earthed is connected to an output terminal. Power supply V
cc has one end connected to the ground and the other end connected to the output terminal V R1 via the current source I cc .

次に、従来の定電圧回路の動作を説明する。Next, the operation of the conventional constant voltage circuit will be described.

以下、トランジスタT1,T2及びT3は同一の特性を有し、
アーリ電圧及び電流増幅率は、無限大として扱う。
Hereinafter, the transistors T 1 , T 2 and T 3 have the same characteristics,
The Early voltage and current amplification factor are treated as infinity.

抵抗器R3の両端の電圧は、トランジスタT1,T2のベース
・エミッタ降下電圧VBE1とVBE2の差(ΔVBE)に等し
い。ここで熱電圧をV=kT/q、抵抗器R1に流れる電流
をI1、抵抗器R3に流れる電流をI2とするとΔVBEは(1)
式で表わされる。
The voltage across resistor R 3 is equal to the difference (ΔV BE ) between the base-emitter drop voltages V BE1 and V BE2 of transistors T 1 and T 2 . If the thermal voltage is V T = kT / q, the current flowing through the resistor R 1 is I 1 , and the current flowing through the resistor R 3 is I 2 , then ΔV BE is (1)
It is represented by a formula.

ΔVBE=VBE1−VBE2=V(I1/I2) …(1) 抵抗器R2の電圧降下V2は(2)式で表わされる。 ΔV BE = V BE1 -V BE2 = V T l n (I 1 / I 2) ... (1) the voltage drop V 2 of the resistor R 2 is represented by equation (2).

V2=(R2/R3)ΔVBE …(2) 出力端子VR1の出力電圧レベルVR11は、トランジスタT
3のベース・エミッタ降下電圧VBE3と抵抗器R2の電圧降
下V2の和であるから(3)式となる。
V 2 = (R 2 / R 3 ) ΔV BE (2) The output voltage level V R11 of the output terminal V R1 is the transistor T
Since it is the sum of the base-emitter drop voltage V BE3 of 3 and the voltage drop V 2 of the resistor R 2 , the formula (3) is obtained.

R11=VBE3+(R2/R3)ΔVBE …(3) (3)式を温度Tで微分すると、(4)式となる。V R11 = V BE3 + (R 2 / R 3 ) ΔV BE (3) When the formula (3) is differentiated by the temperature T, the formula (4) is obtained.

(1)式を同様に温度Tで微分すると、(5)式となる。 Similarly, when the equation (1) is differentiated by the temperature T, the equation (5) is obtained.

ここでI1/I2は零温度係数とすると(5)式は(6)式とな
る。
Here, assuming that I 1 / I 2 is the zero temperature coefficient, equation (5) becomes equation (6).

(4)(6)式より 通常トランジスタのベース・エミッタ電圧VBEは負の温
度係数を持っている。
From equations (4) and (6) Normally, the base-emitter voltage V BE of a transistor has a negative temperature coefficient.

とすればよい。 And it is sufficient.

また、抵抗器R1の電圧降下V1と抵抗器R2の電圧降下V2
等しくなる様に設定し、 V1=V2=R1I1=R2I2 よって I1/I2=R2/R1 …(9)であり、 (9)式を(8)式に代入すると(10)式が導きだせる。
Further, the resistor R the voltage drop V 1 of the 1 and sets the voltage drop V 2 so as be equal to the resistor R 2, V 1 = V 2 = R 1 I 1 = R 2 I 2 Therefore I 1 / I 2 = R 2 / R 1 … (9), and by substituting Eq. (9) into Eq. (8), Eq. (10) can be derived.

従って、抵抗器R1,R2,R3(R2>R1)を選択することによ
り、温度係数が零の出力電圧レベルVR11を得ることが
できる。
Therefore, by selecting the resistors R 1 , R 2 , R 3 (R 2 > R 1 ), the output voltage level V R11 having a temperature coefficient of zero can be obtained.

今、C=2×10-3(V)とすると T=300(K),VBE3=0.8(V)として(3)式に代入すると VR11=VBE3+2×10-3×T=1.4(V) …(11) (11)式で表わされた値が温度係数を零とした時の出力電
圧レベルとなる。
When C = 2 × 10 -3 (V), T = 300 (K) and V BE3 = 0.8 (V) are substituted into the equation (3). V R11 = V BE3 + 2 × 10 -3 × T = 1.4 (V) (11) The value expressed by Eq. (11) is the output voltage level when the temperature coefficient is zero.

[発明が解決しようとする課題] 上述した従来の定電圧回路は、温度係数を零としたとき
の出力電圧レベルが、(11)式に示したように、約1.4Vと
いう固定された電圧である。これでは、電源電圧などに
使用するには電圧が低すぎるという欠点がある。
[Problems to be Solved by the Invention] In the conventional constant voltage circuit described above, the output voltage level when the temperature coefficient is set to zero is a fixed voltage of about 1.4 V as shown in equation (11). is there. This has the drawback that the voltage is too low for use as a power supply voltage.

[課題を解決するための手段] 本発明は、上述した従来技術の欠点を解決し、所望の高
電圧を簡単な回路変更で得ることができる定電圧回路を
提供することを目的としたものである。
[Means for Solving the Problems] The present invention is intended to solve the above-mentioned drawbacks of the prior art and to provide a constant voltage circuit capable of obtaining a desired high voltage by a simple circuit modification. is there.

本発明の定電圧回路は、上記目的を達成するため、エミ
ッタを地気に接続し且つベースとコレクタを短絡した第
一のドランジスタのコレクタを第一の抵抗器の一端に接
続し、前記第一の抵抗器の他端を第二の抵抗器を介して
第二のトランジスタのコレクタに接続し、前記第二のト
ランジスタのエミッタを第三の抵抗器を介して地気に接
続し、前記第二のトランジスタのベースを前記第一のト
ランジスタのコレクタに接続し、第三のトランジスタの
ベース、エミッタ及びコレクタをそれぞれ前記第二のト
ランジスタのコレクタ、地気及び第一の出力端子に接続
した定電圧回路において、前記第一の出力端子と、前記
第一の抵抗器と前記第二の抵抗器との接続点との間にn
個の抵抗器とn個のダイオード接続されたトランジスタ
を順方向に向けて直列に接続し、電源の一端を地気に他
端を電流源を介して前記第一の出力端子に接続し、そし
て、第二の出力端子を地気に接続したことを特徴とす
る。
In order to achieve the above-mentioned object, the constant voltage circuit of the present invention connects the collector of a first transistor having the emitter connected to the ground and the base and the collector short-circuited to one end of the first resistor, The other end of the resistor is connected to the collector of the second transistor via the second resistor, and the emitter of the second transistor is connected to the earth via the third resistor, Constant voltage circuit in which the base of the transistor is connected to the collector of the first transistor, and the base, emitter and collector of the third transistor are connected to the collector, ground and first output terminal of the second transistor, respectively. At n between the first output terminal and the connection point of the first resistor and the second resistor.
Resistors and n diode-connected transistors are connected in series in the forward direction, one end of the power source is grounded and the other end is connected to the first output terminal via a current source, and , The second output terminal is connected to the earth.

[実施例] 次に、本発明について図面を参照して説明する。EXAMPLES Next, the present invention will be described with reference to the drawings.

第1図は本発明の定電圧回路の一実施例の回路図であ
る。
FIG. 1 is a circuit diagram of an embodiment of the constant voltage circuit of the present invention.

エミッタが地気に接続され、ベースとコレクタが短絡さ
れたトランジスタT1のコレクタは、抵抗器R1の一端に接
続されている。抵抗器R1の他端は、抵抗器R2を介して、
トランジスタT2のコレクタに接続されている。トランジ
スタT2のエミッタは、抵抗器R3を介して、地気と接続さ
れ且つベースは、トランジスタT1のコレクタに接続され
ている。トランジスタT3のベースは、トランジスタT2
コレクタに接続され且つエミッタは、地気に接続され且
つコレクタは、出力端子VR2に接続されている。コレク
タとベースが短絡されたトランジスタをダイオード接続
のトランジスタと称しているが、出力端子VR2と、抵抗
器R1と抵抗器R2との接続点との間にn個の抵抗器R11
1nとn個のダイオード接続されたトランジスタT11
1nが順方向を向いて直列に接続される。電源Vccは、
一端を地気に接続され且つ他端を、電流源Iccを介して
出力端子に接続されている。
The collector of the transistor T 1 whose emitter is connected to ground and whose base and collector are short-circuited is connected to one end of the resistor R 1 . The other end of the resistor R 1 is connected through the resistor R 2 to
It is connected to the collector of transistor T 2 . The emitter of the transistor T 2 is connected to the ground through a resistor R 3 and the base is connected to the collector of the transistor T 1 . The base of transistor T 3 is and the emitter connected to the collector of the transistor T 2 are, and the collector is connected to the earthed is connected to an output terminal V R2. A transistor whose collector and base are short-circuited is called a diode-connected transistor, and n resistors R 11 ... are provided between the output terminal V R2 and the connection point between the resistors R 1 and R 2 .
R 1n and n diode-connected transistors T 11 ...
T 1n are connected in series in the forward direction. The power supply Vcc is
One end is connected to the ground and the other end is connected to the output terminal via the current source Icc .

次に、本発明の定電圧回路の動作を説明する。Next, the operation of the constant voltage circuit of the present invention will be described.

抵抗器R11…R1nは次式の関係とする。Resistors R 11 ... R 1n have the following relationship.

R11= … =R1n=R …(12) 同様にトランジスタT11…T1nのベース・エミッタ電圧
降下VBE11…VBE1nを次式の関係とする。
R 11 = ... = R 1n = R a (12) Similarly, the base-emitter voltage drop V BE11 ... V BE1n of the transistors T 11 ... T 1n is expressed by the following equation.

BE11= … =VBE1n=VBEa …(13) また、トランジスタT1,T2のコレクタ電流をそれぞれI1,
I2とし、抵抗器R1,R2の電圧降下をV1,V2とし、 I1 I2 …(14) V1=V2 …(15) 且つ、Rの電圧降下とR1の電圧降下が等しくなる様に
設定し、 R(I1+I2)=R1・I1 …(16) 前述の(14)(15)(16)式を満たす様に各抵抗器の値を選
ぶ。
V BE11 = ... = V BE1n = V BEa (13) Further, the collector currents of the transistors T 1 and T 2 are I 1 and
And I 2, resistors R 1, R 2 of the voltage drop and V 1, V 2, I 1 I 2 ... (14) V 1 = V 2 ... (15) and, of R a voltage drop and the R 1 Set so that the voltage drops are equal, and Ra (I 1 + I 2 ) = R 1 · I 1 (16) Set the value of each resistor so that the above equations (14), (15) and (16) are satisfied. Choose.

出力端子VR2の出力電圧レベルVR21は、従来方式の(3)
式と同様に、トランジスタT3のベース・エミッタ降下電
圧VBE3と抵抗器R2の全電圧降下V2、及び直列に接続さ
れた抵抗器とトランジスタの電圧降下の和であるから(1
7)式で表わされる。
The output voltage level V R21 of the output terminal V R2 is (3)
Like the equation, the total voltage drop V 2 of the base-emitter voltage drop V BE3 of the transistor T 3 and the resistor R 2, and since the sum of the voltage drop across a resistor connected with the transistor in series with (1
It is expressed by equation (7).

また、(15)式よりV1=V2=I1R1=I2R2であるから、 (16)(18)式より となる。 Further, from the equation (15), V 1 = V 2 = I 1 R 1 = I 2 R 2 From equations (16) and (18) Becomes

ここで となる様にRの値を選ぶと(19)式は で表わされる。here If the value of R a is chosen so that It is represented by.

また、(14)(15)式より VBE3=VBE1BEa …(22)であり、 (21)(22)式を(17)式に代入すると となる。Further, (14) (15) V BE3 = V BE1 V BEa ... a (22) from the equation, it is substituted into (21) (22) Equation (17) Becomes

(23)式の第2項は、前述の従来の定電圧回路の出力電圧
レベルVR11にほかならない。従って(23)式は次式のよ
うに表わせる。
The second term of the equation (23) is nothing but the output voltage level V R11 of the above-mentioned conventional constant voltage circuit. Therefore, equation (23) can be expressed as the following equation.

R21=(1+n)VR11 …(24) 従って、温度係数を零に保ったまま、上述の従来の定電
圧回路の出力電圧レベルの(1+n)倍の値が得られ
る。
V R21 = (1 + n) V R11 (24) Therefore, a value that is (1 + n) times the output voltage level of the above-described conventional constant voltage circuit can be obtained with the temperature coefficient kept at zero.

[発明の効果] 以上説明したように本発明は、前述した従来の定電圧回
路に、n個の抵抗器とn個のダイオード接続したトラン
ジスタを順方向に直列接続した回路を出力端子と、第一
の抵抗器と第二の抵抗器との接続点との間に追加するこ
とにより、従来の出力電圧レベルの(1+n)倍の高い
電圧値が温度係数を零に保ったまま得られる。このnの
個数を変えることにより、出力電圧値の設定を簡単に変
化させることもできる。
[Effects of the Invention] As described above, according to the present invention, a circuit in which n resistors and n diode-connected transistors are connected in series in the forward direction to the above-described conventional constant voltage circuit has an output terminal, By adding between one resistor and the connection point of the second resistor, a voltage value as high as (1 + n) times the conventional output voltage level is obtained with the temperature coefficient kept at zero. The setting of the output voltage value can be easily changed by changing the number of n.

【図面の簡単な説明】[Brief description of drawings]

第1図は、本発明の定電圧回路の一実施例の回路図、第
2図は、従来の定電圧回路の回路図である。 Vcc:電源 Icc:電流源 T1,T2,T3,T11…T1n:トランジスタ R1,R2,R3,R11…R1n:抵抗器 VR1,VR2:出力端子 VR11,VR21:出力電圧レベル I1,I2:電流 V1,V2:降下電圧
FIG. 1 is a circuit diagram of an embodiment of a constant voltage circuit of the present invention, and FIG. 2 is a circuit diagram of a conventional constant voltage circuit. V cc : Power supply I cc : Current source T 1 , T 2 , T 3 , T 11 … T 1n : Transistors R 1 , R 2 , R 3 , R 11 … R 1n : Resistors V R1 , V R2 : Output terminals V R11 , V R21 : Output voltage level I 1 , I 2 : Current V 1 , V 2 : Drop voltage

───────────────────────────────────────────────────── フロントページの続き (72)発明者 磯貝 俊明 東京都港区西新橋3丁目20番4号 日本電 気エンジニアリング株式会社内 (56)参考文献 特開 昭62−69308(JP,A) 特開 昭61−249122(JP,A) 特開 昭59−36826(JP,A) ─────────────────────────────────────────────────── ─── Continuation of the front page (72) Inventor Toshiaki Isogai 3-20-4 Nishi-Shimbashi, Minato-ku, Tokyo, Nippon Electric Engineering Co., Ltd. (56) References JP-A-62-69308 (JP, A) Kai 61-249122 (JP, A) JP 59-36826 (JP, A)

Claims (1)

【特許請求の範囲】[Claims] 【請求項1】エミッタを地気に接続し且つベースとコレ
クタを短絡した第一のドランジスタのコレクタを第一の
抵抗器の一端に接続し、前記第一の抵抗器の他端を第二
の抵抗器を介して第二のトランジスタのコレクタに接続
し、前記第二のトランジスタのエミッタを第三の抵抗器
を介して地気に接続し、前記第二のトランジスタのベー
スを前記第一のトランジスタのコレクタに接続し、第三
のトランジスタのベース、エミッタ及びコレクタをそれ
ぞれ前記第二のトランジスタのコレクタ、地気及び第一
の出力端子に接続した定電圧回路において、 前記第一の出力端子と、前記第一の抵抗器と前記第二の
抵抗器との接続点との間にn個の抵抗器とn個のダイオ
ード接続されたトランジスタを順方向に向けて直列に接
続し、電源の一端を地気に他端を電流源を介して前記第
一の出力端子に接続し、そして、第二の出力端子を地気
に接続したことを特徴とする定電圧回路。
1. A collector of a first transistor having an emitter connected to the earth and a base and a collector short-circuited, is connected to one end of a first resistor, and the other end of the first resistor is connected to a second end. The collector of the second transistor is connected via a resistor, the emitter of the second transistor is connected to the earth via a third resistor, and the base of the second transistor is connected to the first transistor. A constant voltage circuit connected to the collector of the third transistor, the base, the emitter and the collector of the third transistor to the collector of the second transistor, the ground and the first output terminal, respectively, the first output terminal, Between the connection point of the first resistor and the second resistor, n resistors and n diode-connected transistors are connected in series in the forward direction, and one end of the power source is connected. Geologically others A constant voltage circuit having an end connected to the first output terminal via a current source and a second output terminal connected to the ground.
JP63179634A 1988-07-19 1988-07-19 Constant voltage circuit Expired - Fee Related JPH079616B2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP63179634A JPH079616B2 (en) 1988-07-19 1988-07-19 Constant voltage circuit

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP63179634A JPH079616B2 (en) 1988-07-19 1988-07-19 Constant voltage circuit

Publications (2)

Publication Number Publication Date
JPH0228812A JPH0228812A (en) 1990-01-30
JPH079616B2 true JPH079616B2 (en) 1995-02-01

Family

ID=16069195

Family Applications (1)

Application Number Title Priority Date Filing Date
JP63179634A Expired - Fee Related JPH079616B2 (en) 1988-07-19 1988-07-19 Constant voltage circuit

Country Status (1)

Country Link
JP (1) JPH079616B2 (en)

Family Cites Families (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
ATE70373T1 (en) * 1985-09-17 1991-12-15 Siemens Ag CIRCUIT ARRANGEMENT FOR GENERATION OF A REFERENCE VOLTAGE WITH DEFINABLE TEMPERATURE DRIFT.

Also Published As

Publication number Publication date
JPH0228812A (en) 1990-01-30

Similar Documents

Publication Publication Date Title
JPH0561558A (en) Reference voltage generating circuit
JPH05206755A (en) Reference voltage generating circuit
JP2704245B2 (en) Reference voltage generation circuit
JPS6311877B2 (en)
EP0182201A1 (en) Speed control apparatus for a DC motor
JPS5894019A (en) Band gap regulator
JP2778781B2 (en) Threshold voltage generation circuit
JPH079616B2 (en) Constant voltage circuit
JPS6154286B2 (en)
JPH0225561B2 (en)
JP3137154B2 (en) IC with built-in constant current circuit
JPH04290B2 (en)
JPH0527139B2 (en)
JP2638771B2 (en) Reference voltage generator
JPH0347010B2 (en)
JP3138203B2 (en) Reference voltage generation circuit
JPS6139880A (en) Speed controller of dc motor
JP2729071B2 (en) Constant current circuit
JP3129071B2 (en) Voltage controlled amplifier
JPH07146727A (en) Low-voltage reference voltage generation circuit
JP2629234B2 (en) Low voltage reference power supply circuit
JP2901441B2 (en) Buffer amplifier
JPH0477329B2 (en)
JP3082247B2 (en) Constant voltage circuit
JPH0330828B2 (en)

Legal Events

Date Code Title Description
LAPS Cancellation because of no payment of annual fees