JPH07326535A - Grain boundary insulated semiconductor ceramic capacitor - Google Patents

Grain boundary insulated semiconductor ceramic capacitor

Info

Publication number
JPH07326535A
JPH07326535A JP12119094A JP12119094A JPH07326535A JP H07326535 A JPH07326535 A JP H07326535A JP 12119094 A JP12119094 A JP 12119094A JP 12119094 A JP12119094 A JP 12119094A JP H07326535 A JPH07326535 A JP H07326535A
Authority
JP
Japan
Prior art keywords
ceramic capacitor
grain boundary
atoms
semiconductor ceramic
insulated semiconductor
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP12119094A
Other languages
Japanese (ja)
Inventor
Iwao Ueno
巌 上野
Yoichi Ogose
洋一 生越
Keiichi Noi
慶一 野井
Yasuo Wakahata
康男 若畑
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Panasonic Holdings Corp
Original Assignee
Matsushita Electric Industrial Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Matsushita Electric Industrial Co Ltd filed Critical Matsushita Electric Industrial Co Ltd
Priority to JP12119094A priority Critical patent/JPH07326535A/en
Publication of JPH07326535A publication Critical patent/JPH07326535A/en
Pending legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01GCAPACITORS; CAPACITORS, RECTIFIERS, DETECTORS, SWITCHING DEVICES OR LIGHT-SENSITIVE DEVICES, OF THE ELECTROLYTIC TYPE
    • H01G4/00Fixed capacitors; Processes of their manufacture
    • H01G4/30Stacked capacitors

Abstract

PURPOSE:To provide a grain boundary insulated semiconductor ceramic capacitor in which a varistor characteristic is further improved. CONSTITUTION:A paste for an inner electrode 2 is made of Ni, or is made by dissolving at least one kind of Li, Na and K atoms and at least one kind of Cu, Mn, Pb, Bi, and Co atoms to a compound containing Ni atom to form a solid solution.

Description

【発明の詳細な説明】Detailed Description of the Invention

【0001】[0001]

【産業上の利用分野】本発明は、粒界絶縁型半導体セラ
ミックコンデンサに関するものである。
BACKGROUND OF THE INVENTION 1. Field of the Invention The present invention relates to a grain boundary insulation type semiconductor ceramic capacitor.

【0002】[0002]

【従来の技術】本発明者らは、特開平2−215112
号公報などに記載したように、Ti過剰のSrTiO3
に半導体成分とMnO2−SiO2系をベース材料とした
セラミック組成及びその製造方法において、Au,P
t,Rh,PdまたはNiを内部電極とするバリスタ機
能付積層セラミックコンデンサの開発を可能なものとし
た。さらにまた、特開平4−251908号公報に記載
したように、低原子価のLi,Na,K原子の内の少な
くとも一種類以上をNiまたはNi原子を含む化合物に
固溶させた内部電極組成及びその製造方法において、N
iを内部電極とするバリスタ機能付積層セラミックコン
デンサの開発をより可能なものとした。
2. Description of the Related Art The inventors of the present invention have disclosed Japanese Unexamined Patent Publication No. 2-215112.
As described in Japanese Patent Publications, etc., Ti-rich SrTiO 3
In addition to the semiconductor composition and the ceramic composition based on MnO 2 —SiO 2 system as a base material and the manufacturing method thereof,
It has become possible to develop a monolithic ceramic capacitor with varistor function that uses t, Rh, Pd or Ni as internal electrodes. Furthermore, as described in JP-A-4-251908, the internal electrode composition in which at least one kind of low-valence Li, Na, and K atoms is solid-dissolved in Ni or a compound containing Ni atoms, and In the manufacturing method, N
The development of a multilayer ceramic capacitor with a varistor function using i as an internal electrode has become possible.

【0003】[0003]

【発明が解決しようとする課題】上記構成により、Ti
過剰のSrTiO3と半導体成分とMnO2−SiO2
とをセラミックベース材料とするセラミックシートと内
部電極との同時焼成が可能となり、バリスタ機能付きセ
ラミックコンデンサの積層化に大きく寄与した。
With the above structure, Ti
It is possible to co-fire the ceramic sheet and the internal electrode using the excess SrTiO 3 , the semiconductor component, and the MnO 2 —SiO 2 system as the ceramic base material, which greatly contributes to the lamination of the ceramic capacitor with a varistor function.

【0004】本発明は、電気特性、特に電圧比直線指数
αがさらに向上した粒界絶縁型半導体セラミックコンデ
ンサを提供することを目的とするものである。
It is an object of the present invention to provide a grain boundary insulation type semiconductor ceramic capacitor having improved electrical characteristics, particularly a voltage ratio linear index α.

【0005】[0005]

【課題を解決するための手段】この目的を達成するため
に、本発明は電極の出発原料として、NiまたはNi原
子を含む化合物にLi,Na,K原子の内少なくとも一
種類以上と、Cu,Mn,Pb,Bi,Co原子の内少
なくとも一種類以上とを固溶させたペーストを用いるも
のである。
In order to achieve this object, the present invention uses Ni or a compound containing Ni atom and at least one or more of Li, Na and K atoms as a starting material for an electrode, and Cu, A paste in which at least one of Mn, Pb, Bi, and Co atoms is solid-dissolved is used.

【0006】[0006]

【作用】この構成により、NiまたはNi原子を含む化
合物に固溶させる成分が、電極の耐酸化性を向上させる
ことができると同時に、セラミックシート等のセラミッ
ク体の結晶粒界部分の酸化絶縁体化をさらに向上させる
ことが可能となる。
With this structure, the component dissolved in Ni or the compound containing Ni atom can improve the oxidation resistance of the electrode, and at the same time, the oxide insulator in the crystal grain boundary portion of the ceramic body such as the ceramic sheet. It is possible to further improve the conversion.

【0007】[0007]

【実施例】以下、本発明の一実施例について説明する。EXAMPLES An example of the present invention will be described below.

【0008】図2に本実施例の製造工程図を示す。ま
ず、SrTiO3(Sr/Ti=0.97):97mo
l%、Nb25:0.5mol%、Ta25:0.5m
ol%、MnO2:1.0mol%、SiO2:1.0m
ol%の組成でドクターブレード法などにより、30μ
m程度の厚さの生シートを作製し、所定の大きさに裁断
した。次に、NiOに(表1)に示すように、Li,N
a,K原子の内少なくとも一種類以上と、Cu,Mn,
Pb,Bi,Co原子の内少なくとも一種類以上とを添
加した内部電極ペーストを作成した。
FIG. 2 shows a manufacturing process diagram of this embodiment. First, SrTiO 3 (Sr / Ti = 0.97): 97mo
1%, Nb 2 O 5 : 0.5 mol%, Ta 2 O 5 : 0.5 m
ol%, MnO 2 : 1.0 mol%, SiO 2 : 1.0 m
30μ by the doctor blade method with the composition of ol%
A raw sheet having a thickness of about m was prepared and cut into a predetermined size. Next, as shown in (Table 1), Ni, Li, N
At least one kind of a and K atoms and Cu, Mn,
An internal electrode paste containing at least one of Pb, Bi and Co atoms was prepared.

【0009】[0009]

【表1】 [Table 1]

【0010】その後、裁断した生シート1aの上に、図
1,図3に示した内部電極1aとなるこの内部電極ペー
ストを、所定の大きさにスクリーン印刷した。このと
き、無効層となる最上層用及び最下層用の生シート1b
には、内部電極ペーストを印刷せず、また中間に積層す
る生シート1aには、内部電極ペーストが生シート1a
の相対向する端縁に交互に至るように印刷した。その
後、最上層及び最下層には生シート1b(通常それぞれ
複数枚積層する)を配し、その間には内部電極ペースト
を印刷した生シート1aを複数枚積層したものを加熱し
ながら、加圧、圧着して積層体を得た。次に、この積層
体を空気中、1050℃で2時間脱脂、仮焼した後、図
1に示すように積層体の内部電極1aの露出した端面に
内部電極ペーストと同じ組成のペーストを塗布し外部電
極3aを設け、還元雰囲気中、1250℃で、2時間焼
成した。その後、Ag外部電極3bとなるペーストを外
部電極3a上に塗布し、空気中、850℃で焼き付け
て、バリスタ機能付き積層セラミックコンデンサを得
た。
Then, on the cut raw sheet 1a, this internal electrode paste to be the internal electrodes 1a shown in FIGS. 1 and 3 was screen-printed to a predetermined size. At this time, the raw sheets 1b for the uppermost layer and the lowermost layer which are ineffective layers
The internal electrode paste is not printed, and the green sheet 1a laminated in the middle has the internal electrode paste
The printing was performed so that the opposite edges of the sheet were alternately reached. Then, green sheets 1b (usually a plurality of sheets are laminated respectively) are arranged on the uppermost layer and the lowermost layer, and a plurality of laminated green sheets 1a printed with the internal electrode paste are heated while pressing, It pressure-bonded and the laminated body was obtained. Next, after degreasing and calcining this laminated body in air at 1050 ° C. for 2 hours, a paste having the same composition as the internal electrode paste was applied to the exposed end surface of the internal electrode 1a of the laminated body as shown in FIG. The external electrode 3a was provided, and firing was performed at 1250 ° C. for 2 hours in a reducing atmosphere. Then, a paste to be the Ag external electrode 3b was applied on the external electrode 3a and baked at 850 ° C. in air to obtain a multilayer ceramic capacitor with a varistor function.

【0011】なお、本実施例の図1に示すバリスタ機能
付き積層セラミックコンデンサは横幅L*縦幅W*高さ
Hが1.60*3.20*1.20mmの1.3タイプ
と呼ばれるもので、内部電極2の形成された生シート1
aを30層積層したものである。
The monolithic ceramic capacitor with a varistor function shown in FIG. 1 of this embodiment is a 1.3 type having a width L * length W * height H of 1.60 * 3.20 * 1.20 mm. Then, the raw sheet 1 on which the internal electrodes 2 are formed
30 a is laminated.

【0012】このようにして得られたバリスタ機能付き
積層セラミックコンデンサについて、容量、tanδ、
バリスタ電圧、電圧非直線指数α、直列等価抵抗値ES
Rなどの各種電気特性を測定し、(表1)に示す。(表
1)において、容量Cは測定電圧1.0V、周波数1.
0KHzでの値、バリスタ電圧V0.1mAは測定電流0.
1mAでの値である。また、電圧非直線係数αは、測定
電流0.1mAと1.0mAの電圧V0.1mAとV1.0mA
値を用いて、α=1/log(V0.1mA/V1.0 mA)の式
より算出した。直列等価抵抗値ESRは、測定電圧1.
0Vでの共振点の抵抗値である。(表1)よりNiO
に、Li,Na,K原子の内少なくとも一種類以上と、
Cu,Mn,Pb,Bi,Co原子の内少なくとも一種
類以上とを添加した内部電極ペーストを用いることによ
り、電圧非直線指数αが向上していることがわかる。さ
らに、この粒界絶縁型半導体セラミックコンデンサは、
大容量で、バリスタ電圧、直列等価抵抗値ESRが小さ
く、温度特性、周波数特性、ノイズ特性に優れたもので
あることがわかる。そのため、通常は、コンデンサとし
て電圧の低いノイズや高周波のノイズを吸収する働きを
し、一方、パルスや静電気などの高い電圧が侵入したと
きは、バリスタ機能を発揮し、ノイズ、パルス、静電気
などに対して優れた応答性を示すことができる。
Regarding the monolithic ceramic capacitor with varistor function thus obtained, the capacitance, tan δ,
Varistor voltage, voltage nonlinear index α, series equivalent resistance value ES
Various electrical characteristics such as R were measured and shown in (Table 1). In Table 1, the capacitance C is measured voltage 1.0V, frequency 1.
The value at 0 KHz and the varistor voltage V 0.1 mA are measured currents of 0.
It is a value at 1 mA. The voltage non-linear coefficient alpha, by using the value of the voltage V 0.1mA and V 1.0 mA measuring current 0.1mA and 1.0 mA, the equation of α = 1 / log (V 0.1mA / V 1.0 mA) It was calculated. The series equivalent resistance value ESR is 1.
It is the resistance value at the resonance point at 0V. From Table 1, NiO
And at least one of Li, Na and K atoms,
It is understood that the voltage non-linearity index α is improved by using the internal electrode paste to which at least one kind of Cu, Mn, Pb, Bi and Co atoms is added. Furthermore, this grain boundary insulation type semiconductor ceramic capacitor is
It can be seen that it has a large capacity, a small varistor voltage and a series equivalent resistance value ESR, and is excellent in temperature characteristics, frequency characteristics, and noise characteristics. Therefore, normally, it works as a capacitor to absorb low-voltage noise and high-frequency noise.On the other hand, when a high voltage such as pulse or static electricity enters, it exerts a varistor function and protects against noise, pulse, static electricity, etc. It can exhibit excellent responsiveness.

【0013】なお、本実施例においては、NiOを用い
たが、Ni,NiO以外のNi化合物を用いても構わな
い。また、NiOにLi,Na,K原子の内少なくとも
一種類以上を0.1〜0.2mol%、Cu,Mn,P
b,Bi,Co原子の内少なくとも一種類以上を0.1
〜0.2mol%添加した場合のみ(表1)に示した
が、それぞれ0.05〜0.5mol%の添加量の場合
がもっとも効果的である。また添加する原子の組合せも
(表1)に示した場合だけでなくても構わない。また上
記実施例においてはセラミック体となる生シート1bを
積層したもので説明したが、生シート1bが一枚でその
上下面に上記内部電極2と同材料の電極を設けた構成と
しても同様の効果が得られた。
Although NiO is used in this embodiment, Ni compounds other than Ni and NiO may be used. In addition, at least one kind of Li, Na, and K atoms is added to NiO in an amount of 0.1 to 0.2 mol%, Cu, Mn, and P.
At least one of b, Bi, and Co atoms is 0.1 or more.
Although it is shown in Table 1 only when ˜0.2 mol% is added, it is most effective when the added amount is 0.05 to 0.5 mol%, respectively. Further, the combination of atoms to be added is not limited to the case shown in (Table 1). Further, in the above-described embodiment, the green sheet 1b serving as a ceramic body is described as being laminated, but a single green sheet 1b may be provided and electrodes of the same material as the internal electrode 2 may be provided on the upper and lower surfaces thereof. The effect was obtained.

【0014】[0014]

【発明の効果】以上のように本発明の粒界絶縁型半導体
セラミックコンデンサは、従来のものと比べると電圧非
直線指数αは大きく、バリスタ特性が向上したものであ
る。もちろんこの粒界絶縁型半導体セラミックコンデン
サは、小型、大容量で、バリスタ電圧、直列等価抵抗値
ESRが小さく、さらに温度特性、周波数特性、ノイズ
特性に優れたものである。その結果、面実装部品として
の応用も大いに期待され、ビデオカメラ、通信機器など
の高密度実装用素子としても使用できるなどその効果は
極めて大きいものである。
As described above, the grain boundary insulation type semiconductor ceramic capacitor of the present invention has a larger voltage non-linearity index α and improved varistor characteristics as compared with the conventional one. Of course, this grain boundary insulation type semiconductor ceramic capacitor has a small size and a large capacity, a small varistor voltage and a series equivalent resistance value ESR, and is excellent in temperature characteristics, frequency characteristics and noise characteristics. As a result, it is expected to be applied as a surface-mounted component, and the effect is extremely large, such that it can be used as a high-density mounting element for video cameras, communication devices, and the like.

【図面の簡単な説明】[Brief description of drawings]

【図1】本発明の一実施例における粒界絶縁型半導体セ
ラミックコンデンサの一部切欠斜視図
FIG. 1 is a partially cutaway perspective view of a grain boundary insulation type semiconductor ceramic capacitor according to an embodiment of the present invention.

【図2】本発明の一実施例における粒界絶縁型半導体セ
ラミックコンデンサの製造工程図
FIG. 2 is a manufacturing process diagram of a grain boundary insulation type semiconductor ceramic capacitor according to an embodiment of the present invention.

【図3】本発明の一実施例における粒界絶縁型半導体セ
ラミックコンデンサの積層体の分解斜視図
FIG. 3 is an exploded perspective view of a laminated body of a grain boundary insulation type semiconductor ceramic capacitor according to an embodiment of the present invention.

【符号の説明】[Explanation of symbols]

1a 生シート 2 内部電極 1a Raw sheet 2 Internal electrode

───────────────────────────────────────────────────── フロントページの続き (72)発明者 若畑 康男 大阪府門真市大字門真1006番地 松下電器 産業株式会社内 ─────────────────────────────────────────────────── ─── Continuation of the front page (72) Inventor Yasuo Wakabata 1006 Kadoma, Kadoma City, Osaka Prefecture Matsushita Electric Industrial Co., Ltd.

Claims (1)

【特許請求の範囲】[Claims] 【請求項1】 セラミック体と、このセラミック体に設
けた電極とを備え、前記電極は、Ni、またはNiを含
む化合物に、Li,Na,K原子の内少なくとも一種類
以上と、Cu,Mn,Pb,Bi,Co原子の内少なく
とも一種類以上とを固溶させたペーストを出発原料とし
て形成したものよりなる粒界絶縁型半導体セラミックコ
ンデンサ。
1. A ceramic body and an electrode provided on the ceramic body, wherein the electrode comprises Ni or a compound containing Ni and at least one or more of Li, Na and K atoms, and Cu and Mn. , A Pb, Bi, Co atom and at least one kind of solid solution, formed as a starting material, a grain boundary insulation type semiconductor ceramic capacitor.
JP12119094A 1994-06-02 1994-06-02 Grain boundary insulated semiconductor ceramic capacitor Pending JPH07326535A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP12119094A JPH07326535A (en) 1994-06-02 1994-06-02 Grain boundary insulated semiconductor ceramic capacitor

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP12119094A JPH07326535A (en) 1994-06-02 1994-06-02 Grain boundary insulated semiconductor ceramic capacitor

Publications (1)

Publication Number Publication Date
JPH07326535A true JPH07326535A (en) 1995-12-12

Family

ID=14805091

Family Applications (1)

Application Number Title Priority Date Filing Date
JP12119094A Pending JPH07326535A (en) 1994-06-02 1994-06-02 Grain boundary insulated semiconductor ceramic capacitor

Country Status (1)

Country Link
JP (1) JPH07326535A (en)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2015087688A1 (en) * 2013-12-10 2015-06-18 株式会社村田製作所 Layered ceramic capacitor and method for manufacturing same
US10283272B2 (en) 2015-06-05 2019-05-07 Murata Manufacturing Co., Ltd. Multilayer ceramic capacitor and method for producing the same

Cited By (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2015087688A1 (en) * 2013-12-10 2015-06-18 株式会社村田製作所 Layered ceramic capacitor and method for manufacturing same
JPWO2015087688A1 (en) * 2013-12-10 2017-03-16 株式会社村田製作所 Multilayer ceramic capacitor and method for manufacturing multilayer ceramic capacitor
US9818536B2 (en) 2013-12-10 2017-11-14 Murata Manufacturing Co., Ltd. Multilayer ceramic capacitor and method of manufacturing multilayer ceramic capacitor
US10283272B2 (en) 2015-06-05 2019-05-07 Murata Manufacturing Co., Ltd. Multilayer ceramic capacitor and method for producing the same

Similar Documents

Publication Publication Date Title
US6233134B1 (en) Anti-reducing dielectric ceramic composition and monolithic ceramic capacitor using the same
JPS61170005A (en) Varistor
JP3438736B2 (en) Manufacturing method of laminated semiconductor porcelain
JP3064659B2 (en) Manufacturing method of multilayer ceramic element
JP5830715B2 (en) Multilayer varistor and manufacturing method thereof
JPH0684608A (en) Ceramic element
JP3506056B2 (en) MULTILAYER SEMICONDUCTOR CERAMIC ELEMENT HAVING POSITIVE RESISTANCE TEMPERATURE CHARACTERISTICS AND METHOD FOR PRODUCING MULTILAYER SEMICONDUCTOR CERAMIC ELEMENT HAVING POSITIVE RESISTANCE TEMPERATURE CHARACTERISTICS
JP2727626B2 (en) Ceramic capacitor and method of manufacturing the same
JPH07326535A (en) Grain boundary insulated semiconductor ceramic capacitor
JP2705221B2 (en) Ceramic capacitor and method of manufacturing the same
JP3528972B2 (en) NTC thermistor
JPH0714702A (en) Multilayer semiconductor ceramic having positive temperature-resistance characteristics
JPH11233364A (en) Laminated ceramics capacitor and manufacture of the same
JP2875936B2 (en) Dielectric porcelain and porcelain capacitor
JP3039117B2 (en) Multilayer type grain boundary insulating semiconductor ceramic capacitor
JPH06176954A (en) Laminated grain insulating type semiconductor ceramic capacitor
JP2707706B2 (en) Grain boundary insulating semiconductor ceramic capacitor and method of manufacturing the same
JP3289354B2 (en) Laminated semiconductor porcelain with positive resistance temperature characteristics
JP3240689B2 (en) Laminated semiconductor porcelain composition
JP2707707B2 (en) Grain boundary insulating semiconductor ceramic capacitor and method of manufacturing the same
JPH0536569A (en) Manufacture of laminated porcelain capacitor
JPH02240904A (en) Grain boundary insulation type semiconductor ceramic capacitor and manufacture thereof
JP2621681B2 (en) Stacked varistor
JPS6241402B2 (en)
JPH05291074A (en) Manufacture of laminated ceramic element