JPH0719920B2 - Magnetic field coupling type Josephson integrated circuit - Google Patents

Magnetic field coupling type Josephson integrated circuit

Info

Publication number
JPH0719920B2
JPH0719920B2 JP61272092A JP27209286A JPH0719920B2 JP H0719920 B2 JPH0719920 B2 JP H0719920B2 JP 61272092 A JP61272092 A JP 61272092A JP 27209286 A JP27209286 A JP 27209286A JP H0719920 B2 JPH0719920 B2 JP H0719920B2
Authority
JP
Japan
Prior art keywords
magnetic field
field coupling
coupling type
josephson
integrated circuit
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
JP61272092A
Other languages
Japanese (ja)
Other versions
JPS63124585A (en
Inventor
秀雄 鈴木
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Priority to JP61272092A priority Critical patent/JPH0719920B2/en
Publication of JPS63124585A publication Critical patent/JPS63124585A/en
Publication of JPH0719920B2 publication Critical patent/JPH0719920B2/en
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Landscapes

  • Superconductor Devices And Manufacturing Methods Thereof (AREA)

Description

【発明の詳細な説明】 〔概要〕 ジョセフソン集積回路において、超伝導体のグランドプ
レーンにより磁気遮蔽をして多層構造とする場合、磁界
結合型ジョセフソン素子が2つのグランドプレーン間に
挟まれると、制御線の磁界感度が低下する。この対策と
して磁界結合型ジョセフソン素子、例えば量子干渉型ジ
ョセフソン素子の磁界結合用のインダクタンスループを
並列に2つ設け、その間に制御線を配置した構造を提起
する。
DETAILED DESCRIPTION OF THE INVENTION [Outline] In a Josephson integrated circuit, when a magnetic field coupling type Josephson element is sandwiched between two ground planes when a magnetic shield is provided by a superconductor ground plane to form a multilayer structure. , The magnetic field sensitivity of the control line is reduced. As a countermeasure against this, a structure is proposed in which two magnetic field coupling type Josephson elements, for example, quantum interference type Josephson element magnetic field coupling inductance loops are provided in parallel and a control line is arranged between them.

〔産業上の利用分野〕[Industrial application field]

本発明は多層化に際し、制御線の磁界感度の低下を防止
した構造を有する磁界結合型ジョセフソン集積回路に関
する。
The present invention relates to a magnetic field coupling type Josephson integrated circuit having a structure in which the magnetic field sensitivity of a control line is prevented from deteriorating in a multi-layer structure.

ジョセフソン素子を用いた論理回路、メモリ回路、その
他のディジタル、アナログ回路において、磁界結合型ジ
ョセフソン素子を集積化し、さらに多層構造を採用した
3次元集積回路の研究が行われている。
Research has been conducted on a three-dimensional integrated circuit in which a magnetic field coupling type Josephson element is integrated in a logic circuit using a Josephson element, a memory circuit, and other digital and analog circuits, and further a multilayer structure is adopted.

〔従来の技術〕[Conventional technology]

ジョセフソン素子を多層構造に集積化する場合、磁場の
漏れと、配線のインダクタンスの増大を避けるために、
グランドプレーンは単層の場合以上に重要となる。
When integrating the Josephson device in a multilayer structure, in order to avoid magnetic field leakage and increase in wiring inductance,
The ground plane becomes more important than the single layer case.

多層構造の場合、ジョセフソン素子はグランドプレーン
間に挟まれる構造となるために、磁界感度の低下をとも
ない、これを避ける対策が必要となる。
In the case of the multi-layer structure, the Josephson element is sandwiched between the ground planes, so that the magnetic field sensitivity is lowered, and it is necessary to take measures to avoid this.

第4図(1)〜(3)はそれぞれ従来の磁界結合型ジョ
セフソン集積回路の斜視図、等価回路図および断面図で
ある。
4 (1) to (3) are a perspective view, an equivalent circuit diagram and a sectional view of a conventional magnetic field coupling type Josephson integrated circuit, respectively.

図は磁界結合型ジョセフソン素子の一例として2接合量
子干渉型ジョセフソン素子を示す。
The figure shows a two-junction quantum interference type Josephson device as an example of the magnetic field coupling type Josephson device.

図において、基部電極3は対向電極4との間にジョセフ
ソン接合5、5Aを形成し、かつ磁界結合用のインダクタ
ンスループとして用い、基部電極3−ジョセフソン接合
5−対向電極4−ジョセフソン接合5A−基部電極3とル
ーブを構成する。
In the figure, the base electrode 3 forms Josephson junctions 5 and 5A between the base electrode 3 and the counter electrode 4, and is used as an inductance loop for magnetic field coupling. The base electrode 3-Josephson junction 5-counter electrode 4-Josephson junction 5A-constituting the base electrode 3 and the lube.

インダクタンスループ3に近接して制御線6が配置され
る。
The control line 6 is arranged close to the inductance loop 3.

基部電極3、対向電極4は超伝導体、例えばニオブ(N
b)等よりなり、また、ジョセフソン接合5は薄いアル
ミナ膜により形成されている。
The base electrode 3 and the counter electrode 4 are made of a superconductor such as niobium (N
b) and the Josephson junction 5 is formed of a thin alumina film.

また、各々の超伝導体層の層間を絶縁する絶縁層8、
9、10は二酸化珪素(SiO2)をスパッタリング、または
一酸化珪素(SiO)を蒸着して形成される。
Also, an insulating layer 8 for insulating the layers of the respective superconductor layers,
9 and 10 are formed by sputtering silicon dioxide (SiO 2 ) or depositing silicon monoxide (SiO).

これまでは多層化の試みは殆どされていないので、従来
は第4図(3)に示される第2のグランドプレーン2を
用いないで、下側の第1のグランドプレーン1のみを用
いていた。
Up to now, almost no attempt has been made to make a multi-layer structure. Therefore, conventionally, the second ground plane 2 shown in FIG. 4 (3) was not used, but only the lower first ground plane 1 was used. .

ところが、多層化のために第2のグランドプレーン2を
設けると、後述の作用の項で説明するように、制御線6
に流れる電流は上下両方に略半々に流れるため、ループ
に流れるイメージ電流も半分になり、磁界感度はおおよ
そ半分に低下してしまう。
However, when the second ground plane 2 is provided for multi-layering, the control line 6 is provided as will be described later in the section of action.
Since the current flowing in the loop flows approximately half in both directions, the image current flowing in the loop is also halved, and the magnetic field sensitivity is reduced to approximately half.

〔発明が解決しようとする問題点〕[Problems to be solved by the invention]

多層化のためにグランドプレーンを磁界結合型ジョセフ
ソン素子の上下に形成すると、磁界感度が低下する。
If the ground planes are formed above and below the magnetic field coupling type Josephson element for multi-layering, the magnetic field sensitivity is lowered.

〔問題点を解決するための手段〕[Means for solving problems]

上記問題点の解決は、2つの超伝導体よりなるグランド
プレーン間に絶縁層を介して、ジョセフソン接合を有す
る第1の超伝導ループと、磁場発生用の制御線と、該ジ
ョセフソン接合を共有して該第1の超伝導ループに並列
に接続された第2の超伝導ループとが順次重なるよう
に、それぞれ絶縁層を介して配置されてなる磁界結合型
ジョセフソン素子を有する磁界結合型ジョセフソン集積
回路により達成される。
To solve the above-mentioned problem, a first superconducting loop having a Josephson junction, a control line for generating a magnetic field, and the Josephson junction are provided via an insulating layer between ground planes made of two superconductors. A magnetic field coupling type having a Josephson element of a magnetic field coupling type which is arranged via an insulating layer so that a second superconducting loop shared in common and connected in parallel with a second superconducting loop are sequentially overlapped. Achieved by Josephson integrated circuits.

磁界磁界結合型ジョセフソン素子が多層構造に形成され
る場合には、2つのグランドプレーン間にジョセフソン
素子が挟まれる構造となるため本発明が特に必要とな
る。
When the magnetic field / magnetic field coupling type Josephson element is formed in a multi-layered structure, the present invention is particularly necessary because the Josephson element is sandwiched between two ground planes.

〔作用〕[Action]

本発明は上下にグランドプレーンがあると、制御線に流
れるイメージ電流は上下に2分されるため、制御線の上
側にもインダクタンスループを並列に設けて磁界感度の
低下を避けるようにしたものである。
According to the present invention, when the ground planes are provided above and below, the image current flowing through the control line is divided into two parts up and down. Therefore, an inductance loop is also provided in parallel on the upper side of the control line so as to avoid a decrease in magnetic field sensitivity. is there.

第3図(1)〜(3)は本発明の概念を説明する集積回
路の断面図である。
FIGS. 3A to 3C are sectional views of an integrated circuit for explaining the concept of the present invention.

図において、 (1)はグランドプレーンが片側のみにある従来例、 (2)はグランドプレーンが両側にある従来例、 (3)はグランドプレーンが両側にある本発明 を示す。In the figure, (1) shows a conventional example having a ground plane on only one side, (2) shows a conventional example having a ground plane on both sides, and (3) shows the present invention having a ground plane on both sides.

図示される○の中の+と・は通常の電流方向を示す記号
で、+は紙面より背後、・は紙面より手前の方向であ
る。
The + and-in the circles shown in the figure are symbols that indicate the normal current direction, the + is behind the paper surface, and-is the direction in front of the paper surface.

また、点線で囲んだ部分が量子干渉素子のループ部分
で、ここにつくられる磁界が問題となる。
Also, the part surrounded by the dotted line is the loop part of the quantum interference device, and the magnetic field created here poses a problem.

いま、ループの線幅をW、制御線に流れる電流をIとす
ると、磁界Hは (1)では、イメージ電流がループの下側のみに流れる
ために H=I/W. となる。
Assuming that the line width of the loop is W and the current flowing through the control line is I, the magnetic field H becomes (H) = I / W because the image current flows only in the lower side of the loop in (1).

(2)では、イメージ電流がループの上下に2分して流
れるため、 H=I/2W. と半分に低下してしまう。
In (2), the image current flows in two parts above and below the loop, so H = I / 2W.

(3)では、ループが上下にあるため、両方を合算し
て、 H=I/W. となり、(1)と同じになる。
In (3), since the loops are above and below, both are added up, and H = I / W., Which is the same as (1).

〔実施例〕〔Example〕

第1図(1)〜(3)はそれぞれ本発明の磁界結合型ジ
ョセフソン集積回路の斜視図、等価回路図および断面図
である。
1 (1) to (3) are a perspective view, an equivalent circuit diagram and a cross-sectional view of a magnetic field coupling type Josephson integrated circuit of the present invention, respectively.

図は従来例と対比して磁界結合型ジョセフソン素子の一
例として2接合量子干渉型ジョセフソン素子を示す。
The figure shows a two-junction quantum interference type Josephson device as an example of the magnetic field coupling type Josephson device in comparison with the conventional example.

本発明では従来例のインダクタンスループ3に追加し
て、これに並列に第2のインダクタンスループ7が接続
される。2本のインダクタンスループが1本の制御線6
を共有している。
In the present invention, the second inductance loop 7 is connected in parallel to the inductance loop 3 of the conventional example. Control line 6 with two inductance loops
To share.

なお、10は追加された絶縁層である。Incidentally, 10 is an added insulating layer.

実施例では、制御線を1本としたが、多数本にすること
は勿論可能である。
Although the number of control lines is one in the embodiment, it is of course possible to use a large number of lines.

また、実施例では2接合量子干渉素子を用いたが、これ
の代わりに1接合量子干渉素子、3接合量子干渉素子、
・・・等であってもよい。
Further, although the two-junction quantum interference device is used in the embodiment, instead of this, a one-junction quantum interference device, a three-junction quantum interference device,
... and so on.

第2図は本発明のジョセフソン素子を多層化した構造を
有するる集積回路の断面図である。
FIG. 2 is a sectional view of an integrated circuit having a structure in which Josephson devices of the present invention are multilayered.

図において、グランドプレーン21、22、23の各々の間に
本発明の素子24、25と26、27が形成されている。
In the figure, the elements 24, 25 and 26, 27 of the present invention are formed between the ground planes 21, 22, 23, respectively.

〔発明の効果〕〔The invention's effect〕

以上詳細に説明したように本発明によれば、磁界結合型
ジョセフソン素子を多層化する際、磁界感度を1層のと
きと同一に保つことができる。
As described in detail above, according to the present invention, when the magnetic field coupling type Josephson element is formed in multiple layers, the magnetic field sensitivity can be kept the same as that in the case of one layer.

従って、高集積、高性能のジョセフソン集積回路が実現
できる。
Therefore, a highly integrated and high-performance Josephson integrated circuit can be realized.

【図面の簡単な説明】[Brief description of drawings]

第1図(1)〜(3)はそれぞれ本発明の磁界結合型ジ
ョセフソン集積回路の斜視図、等価回路図および断面
図、 第2図は本発明のジョセフソン素子を多層化した構造を
有する集積回路の断面図、 第3図(1)〜(3)は本発明の概念を説明する集積回
路の断面図、 第4図(1)〜(3)はそれぞれ従来の磁界結合型ジョ
セフソン集積回路の斜視図、等価回路図および断面図で
ある。 図において、 1は第1のグランドプレーン、2は第2のグランドプレ
ーン、3は基部電極(第1のインダクタンスループ)、
4は対向電極、5、5Aはジョセフソン接合、6は制御
線、7は第2のインダクタンスループ、8〜10は絶縁層 である。
1 (1) to (3) are perspective views, equivalent circuit diagrams and sectional views of the magnetic field coupling type Josephson integrated circuit of the present invention, and FIG. 2 has a structure in which the Josephson element of the present invention is multilayered. Sectional views of integrated circuits, FIGS. 3A to 3C are sectional views of integrated circuits for explaining the concept of the present invention, and FIGS. 4A to 4C are conventional magnetic field coupling type Josephson integrated circuits. It is a perspective view, an equivalent circuit diagram, and a sectional view of a circuit. In the figure, 1 is a first ground plane, 2 is a second ground plane, 3 is a base electrode (first inductance loop),
Reference numeral 4 is a counter electrode, 5 and 5A are Josephson junctions, 6 is a control line, 7 is a second inductance loop, and 8 to 10 are insulating layers.

Claims (2)

【特許請求の範囲】[Claims] 【請求項1】2つの超伝導体よりなるグランドプレーン
間に絶縁層を介して、 ジョセフソン接合を有する第1の超伝導ループと、磁場
発生用の制御線と、該ジョセフソン接合を共有して該第
1の超伝導ループに並列に接続された第2の超伝導ルー
プとが順次重なるように、それぞれ絶縁層を介して配置
されてなる磁界結合型ジョセフソン素子を有する ことを特徴とする磁界結合型ジョセフソン集積回路。
1. A first superconducting loop having a Josephson junction, a control line for generating a magnetic field, and the Josephson junction shared by an insulating layer interposed between ground planes made of two superconductors. And a magnetic field coupling type Josephson element arranged with an insulating layer so that the second superconducting loop connected in parallel with the first superconducting loop is sequentially overlapped with each other. Magnetic field coupling type Josephson integrated circuit.
【請求項2】前記磁界結合型ジョセフソン素子が多層構
造に形成されてなることを特徴とする特許請求の範囲第
1項記載の磁界結合型ジョセフソン集積回路。
2. The magnetic field coupling type Josephson integrated circuit according to claim 1, wherein the magnetic field coupling type Josephson element is formed in a multilayer structure.
JP61272092A 1986-11-14 1986-11-14 Magnetic field coupling type Josephson integrated circuit Expired - Lifetime JPH0719920B2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP61272092A JPH0719920B2 (en) 1986-11-14 1986-11-14 Magnetic field coupling type Josephson integrated circuit

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP61272092A JPH0719920B2 (en) 1986-11-14 1986-11-14 Magnetic field coupling type Josephson integrated circuit

Publications (2)

Publication Number Publication Date
JPS63124585A JPS63124585A (en) 1988-05-28
JPH0719920B2 true JPH0719920B2 (en) 1995-03-06

Family

ID=17508968

Family Applications (1)

Application Number Title Priority Date Filing Date
JP61272092A Expired - Lifetime JPH0719920B2 (en) 1986-11-14 1986-11-14 Magnetic field coupling type Josephson integrated circuit

Country Status (1)

Country Link
JP (1) JPH0719920B2 (en)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2008064491A1 (en) * 2006-12-01 2008-06-05 D-Wave Systems, Inc. Superconducting shielding for use with an intergrated circuit for quantum computing

Family Cites Families (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5889878A (en) * 1981-11-21 1983-05-28 Nippon Telegr & Teleph Corp <Ntt> Superconductive circuit device
JPH0640593B2 (en) * 1985-05-07 1994-05-25 日本電気株式会社 Superconducting quantum interferometer gate

Also Published As

Publication number Publication date
JPS63124585A (en) 1988-05-28

Similar Documents

Publication Publication Date Title
CA2084394A1 (en) Superconducting Multilayer Interconnection Formed of Oxide Superconductor Material and Method for Manufacturing the Same
US4713562A (en) Josephson-junction logic circuit
JPH0719920B2 (en) Magnetic field coupling type Josephson integrated circuit
JP2981197B2 (en) Self-aligned thin barrier high-temperature superconducting edge junction
JP2740460B2 (en) Superconducting circuit
JPH0637513A (en) Superconductor device
JP3350288B2 (en) Superconducting quantum interference device
JPS59107587A (en) Josephson quantum interference element
JPH06196768A (en) Magnetic coupling type circuit
JPH0439795B2 (en)
JPH055193B2 (en)
JP2940503B2 (en) Superconducting integrated circuits
JPH0786644A (en) Superconducting wiring apparatus
JPS62237778A (en) 3-dimensional josephson junction device
JPS5889878A (en) Superconductive circuit device
JPH0556874B2 (en)
JP2790079B2 (en) Oxide superconducting circuit
JP2888049B2 (en) Drawing editing device
JPH05291789A (en) Lareg-area magnetic shielding method and magnetic shielding wall using superconductor
JP2832547B2 (en) High sensitivity magnetometer
JPS62217680A (en) Superconducting circuit
JPS63280474A (en) Structure of superconducting logic circuit device
JPH0418706B2 (en)
JPS59119779A (en) Josephson integrated circuit device
JPS62104179A (en) Superconducting circuit device