JPH07191786A - System for countermeasure against power source fault in electronic computer - Google Patents

System for countermeasure against power source fault in electronic computer

Info

Publication number
JPH07191786A
JPH07191786A JP5330616A JP33061693A JPH07191786A JP H07191786 A JPH07191786 A JP H07191786A JP 5330616 A JP5330616 A JP 5330616A JP 33061693 A JP33061693 A JP 33061693A JP H07191786 A JPH07191786 A JP H07191786A
Authority
JP
Japan
Prior art keywords
input
power source
state
output control
control device
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP5330616A
Other languages
Japanese (ja)
Inventor
Taichi Nishiyama
太一 西山
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Corp
Original Assignee
NEC Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by NEC Corp filed Critical NEC Corp
Priority to JP5330616A priority Critical patent/JPH07191786A/en
Publication of JPH07191786A publication Critical patent/JPH07191786A/en
Pending legal-status Critical Current

Links

Landscapes

  • Techniques For Improving Reliability Of Storages (AREA)
  • Power Sources (AREA)

Abstract

PURPOSE:To preserve processing contents at the time of disconnecting a power source, to enable continuously executing the processing after the power source is restored and also to facilitate the restoration processing at the time of disconnecting the power source. CONSTITUTION:A condensed equipment 20 maintaining the operation of an electronic computer system for fixed time after a power source disconnection preliminary-announce signal 100 from a power source disconnection preliminary- announce means 10 is generated and a copying means 50 preserves the contents of a main storage device 40 in a nonvolatile memory 60 when the power source disconnection preliminary-announce signal is originated from the power source disconnection preliminary-announce means 10. The contents of the nonvolatile memory are inspected at the time of starting a system after the restoration of a power source fault and the system starting processing is continued when information is not preserved. When information is stored, the information is restored to the main storage device 40. Thus, conditions at the time of power source disconnection is reproduced concerning the state of the main storage device 40 and the processing can be continued.

Description

【発明の詳細な説明】Detailed Description of the Invention

【0001】[0001]

【産業上の利用分野】本発明は、電子計算機システムで
の停電等の電源障害対策に関する。
BACKGROUND OF THE INVENTION 1. Field of the Invention The present invention relates to a power failure countermeasure such as a power failure in an electronic computer system.

【0002】[0002]

【従来の技術】従来、この種の電子計算機の電源障害対
策システムは、MG装置や蓄電設備や自家発電設備等を
使用しており、MG装置による電力品質の改善、蓄電設
備による瞬断対策および自家発電設備への自動切り替え
による連続運転の確保を行っていた。
2. Description of the Related Art Conventionally, this kind of computer power failure countermeasure system uses an MG device, a power storage facility, an in-house power generation facility, etc. It was ensuring continuous operation by automatically switching to private power generation equipment.

【0003】[0003]

【発明が解決しようとする課題】上述した従来の電子計
算機の電源障害対策システムでは、MG装置は機械的動
作部分を含んでおり、自家発電設備としては電流容量等
の観点から太陽電池等の機械的動作を含まない装置は一
般的に採用が不可能であり、ガソリンエンジン等の機械
的動力を含む装置が使用されていた。そのため、MG装
置および自家発電設備を使用した従来の電子計算機の電
源障害対策システムは、一般的に機械的な動作を伴い設
備自体の故障対策を考慮する必要があり、それによりシ
ステムの信頼性を悪化させるという問題点があった。
In the above-mentioned conventional power failure countermeasure system for an electronic computer, the MG device includes a mechanical operation part, and as a private power generation facility, a machine such as a solar cell is used from the viewpoint of current capacity and the like. A device that does not include a physical operation cannot be generally adopted, and a device that includes mechanical power such as a gasoline engine has been used. Therefore, a conventional computer power failure countermeasure system using an MG device and an in-house power generation facility generally needs to consider a failure countermeasure of the facility itself with a mechanical operation, thereby improving system reliability. There was a problem of making it worse.

【0004】また、蓄電池等の蓄電設備を使用した従来
の電子計算機の電源障害対策システムでは、自家発電設
備を含むシステム構成の場合は自家発電設備への切り替
えに必要十分な時間分システム全体に電力を供給し得る
容量が必要であり、また、自家発電設備を含まないシス
テム構成の場合は長時間に渡りシステム全体に電力を供
給するため、より大容量のものが必要になるという問題
点があった。
Further, in a conventional computer power failure countermeasure system using a storage device such as a storage battery, in the case of a system configuration including a private power generation facility, power is supplied to the entire system for a time sufficient for switching to the private power generation facility. Capacity is required, and in the case of a system configuration that does not include in-house power generation equipment, power is supplied to the entire system for a long time, so a larger capacity is required. It was

【0005】さらに、上記した設備を使用するため、従
来の電子計算機の電源障害対策システムは、上記の設備
費用等によりシステム全体が高価になるという問題点が
あった。
Further, since the above-mentioned equipment is used, the conventional power failure countermeasure system for an electronic computer has a problem that the entire system becomes expensive due to the equipment cost and the like.

【0006】[0006]

【課題を解決するための手段】本発明の電子計算機の電
源障害対策システムは、主記憶装置の主記憶容量と同容
量の不揮発性メモリと、主記憶装置の内容の不揮発性メ
モリへの複写動作および不揮発性メモリの内容の主記憶
装置への複写動作を行うコピィ手段と、コピィ手段の動
作時間を保障するために必要十分な予め定められた時間
の間システム全体へ電力供給を行う蓄電設備とを有する
ことを特徴としている。
According to a power failure countermeasure system for a computer of the present invention, a non-volatile memory having the same capacity as the main memory capacity of the main memory device and an operation of copying the contents of the main memory device to the non-volatile memory. And a copy means for copying the contents of the non-volatile memory to the main storage device, and a power storage facility for supplying power to the entire system for a predetermined time necessary and sufficient to guarantee the operation time of the copy means. It is characterized by having.

【0007】本発明の電子計算機の電源障害対策システ
ムは、周辺装置を制御する入出力制御装置と、入出力制
御装置の動作状態と入出力制御装置によって制御される
周辺装置の動作状態とを主記憶装置に記録する入出力制
御装置状態保存手段と、入出力制御装置状態保存手段に
よって保存された状態情報に基づき入出力制御装置の状
態と入出力制御装置によって制御される周辺装置の状態
とを状態情報が保存された時点と同等の状態にする入出
力制御装置状態設定手段とを有することを特徴としてい
る。
A power failure countermeasure system for an electronic computer according to the present invention mainly includes an input / output control device for controlling a peripheral device, an operating state of the input / output control device and an operating state of the peripheral device controlled by the input / output control device. The input / output control device state saving means for recording in the storage device, and the state of the input / output control device and the state of the peripheral device controlled by the input / output control device based on the state information saved by the input / output control device state saving means. It is characterized in that it has an input / output control device state setting means for making the state equivalent to the state when the state information was saved.

【0008】[0008]

【実施例】次に、本発明の実施例について図面を参照し
て説明する。
Embodiments of the present invention will now be described with reference to the drawings.

【0009】図1は本第一の発明による電子計算機の電
源障害対策システムの一実施例の構成図、図2は本第二
の発明による電子計算機の電源障害対策システムの一実
施例の構成図である。
FIG. 1 is a block diagram of an embodiment of a power failure countermeasure system for an electronic computer according to the first invention, and FIG. 2 is a configuration diagram of an embodiment of a power failure countermeasure system for an electronic computer according to the second invention. Is.

【0010】図1において、本第一の発明の電子計算機
の電源障害対策システムでは、停電等の電子計算機シス
テムの動作を中断すべき事象が発生すると、電源切断予
告手段10から中央処理装置1に対して処理の打切とシ
ステムの停止を要求するために信号100を発信すると
同時に、蓄電設備20による中央処理装置1への電源供
給を開始する。信号100を受信したオペレーティング
システム30は、信号100を受信する直前の状態を保
存し、電源切断に伴う中断処理を開始する。前述の「信
号100を受信する直前の状態を保存」する処理は、汎
用計算機におけるマルチプロセス動作を実現するために
一般的に実現されている処理であり、ここでは説明を割
愛する。前述の電源切断に伴う中断処理はつぎのように
して実現される。オペレーティングシステム30は、主
記憶処理装置40の情報を不揮発性メモリ60に保存す
る処理を信号200によってコピィ手段50に要求し、
コピィ手段50から信号210が発生するのを待ち合わ
せる。信号200を受信したコピィ手段50は、信号3
10により主記憶装置40の情報を受信し、信号330
によって主記憶装置40の情報を信号330によって不
揮発性メモリ60に保存する。主記憶装置40の情報に
はオペレーティングシステム30の最新の状態が保存さ
れている。オペレーティングシステム30の最新状態が
主記憶装置40に格納される動作は一般的な汎用計算機
に於けるマルチプロセス動作で実現されている動作であ
り、ここでは説明を省略している。コピィ手段50によ
る主記憶装置40の内容を不揮発性メモリ60へ複写/
保存する処理が完了すると、コピィ手段50は停止状態
となり、中央処理装置1の動作は停止する。その後、電
源切断予告手段10から信号100が発信されてから一
定時間が経過すると中央処理装置1の電源切断処理が開
始され、システムの動作が完全に停止する。停電等の電
子計算機システムの動作を中断すべき事象が解消され、
電源の供給が開始されると、中央処理装置1の電源投入
処理が行われ、電子計算機システムの初期化処理が開始
される。初期化処理に引き続いてオペレーティングシス
テム30の動作が開始される。オペレーティングシステ
ム30は、信号200を発信しコピィ手段50に不揮発
性メモリ60の主記憶装置40への複写動作を指示し、
信号210の待ち合わせ処理を開始する。前記信号20
0を受信したコピィ手段50は、不揮発性メモリ60の
内容をチェックし主記憶装置40の情報が保存されてい
るか否かを判断する。不揮発性メモリ60に情報が保存
されていない場合、コピィ手段50は直ちに信号210
をオペレーティングシステム30に通知する。信号21
0を受信したオペレーティングシステム30は通常のO
S立ち上げ処理を継続する。不揮発性メモリ60に情報
が格納されている場合、コピィ手段50は信号340に
よって不揮発性メモリ内の情報を読み込み、信号320
によって主記憶装置40に情報を格納する。これにより
オペレーティングシステム30は電源切断処理時の状態
に復帰する。コピィ手段50は不揮発性メモリ60を情
報が格納されていない状態に設定する。その後、コピィ
手段50は信号210を発信する。このとき信号210
を受信したオペレーティングシステム30の状態は電源
切断時の状態であるが、入出力装置および入出力制御装
置は初期化された状態であるため、オペレーティングシ
ステム30は磁気ディスク装置のように入出力処理の再
実行が可能な装置に関しては入出力処理の再実行を行
い、通信回線のように再実行が困難な装置に関しては装
置の切り離し/再組み込み処理を実行する。
Referring to FIG. 1, in the power failure countermeasure system for a computer according to the first aspect of the present invention, when an event such as a power failure that should interrupt the operation of the computer system occurs, the power off notice means 10 causes the central processing unit 1 to move. On the other hand, a signal 100 is transmitted to request termination of the processing and stop of the system, and at the same time, power supply from the power storage equipment 20 to the central processing unit 1 is started. Upon receiving the signal 100, the operating system 30 saves the state immediately before receiving the signal 100, and starts the interruption process associated with power-off. The above-mentioned "storing the state immediately before receiving the signal 100" is a generally realized process for realizing a multi-process operation in a general-purpose computer, and a description thereof will be omitted here. The above-mentioned interruption processing associated with the power-off is realized as follows. The operating system 30 requests the copy means 50 to save the information of the main memory processing device 40 in the non-volatile memory 60 by the signal 200,
Wait for the signal 210 to be generated from the copy means 50. Upon receiving the signal 200, the copy means 50 sends the signal 3
10 receives the information in the main memory 40 and sends a signal 330
The information of the main storage device 40 is stored in the nonvolatile memory 60 by the signal 330. The latest state of the operating system 30 is stored in the information of the main storage device 40. The operation in which the latest state of the operating system 30 is stored in the main storage device 40 is an operation realized by a multi-process operation in a general purpose computer, and the description thereof is omitted here. Copy the contents of the main memory 40 by the copy means 50 to the non-volatile memory 60 /
When the saving process is completed, the copy means 50 is stopped and the operation of the central processing unit 1 is stopped. After that, when a certain time elapses after the signal 100 is transmitted from the power-off notice means 10, the power-off processing of the central processing unit 1 is started, and the operation of the system is completely stopped. Events that should interrupt the operation of the computer system such as power outages are resolved,
When the supply of power is started, the power-on process of the central processing unit 1 is performed, and the initialization process of the electronic computer system is started. Following the initialization processing, the operation of the operating system 30 is started. The operating system 30 sends a signal 200 to instruct the copy means 50 to copy the non-volatile memory 60 to the main storage device 40.
The waiting process for the signal 210 is started. The signal 20
Upon receiving 0, the copy means 50 checks the contents of the non-volatile memory 60 to determine whether the information in the main storage device 40 is stored. When the information is not stored in the non-volatile memory 60, the copy means 50 immediately outputs the signal 210.
To the operating system 30. Signal 21
The operating system 30 that has received 0 is normal O
S Startup processing is continued. When the information is stored in the non-volatile memory 60, the copy means 50 reads the information in the non-volatile memory by the signal 340 and outputs the signal 320.
The information is stored in the main storage device 40 by. As a result, the operating system 30 returns to the state at the time of power-off processing. The copy means 50 sets the non-volatile memory 60 to a state in which no information is stored. Then, the copy means 50 emits a signal 210. At this time, signal 210
The operating system 30 that has received the message is the state when the power is turned off. However, since the input / output device and the input / output control device are in the initialized state, the operating system 30 performs the input / output processing like the magnetic disk device. I / O processing is re-executed for devices that can be re-executed, and device disconnection / re-installation processing is executed for devices that are difficult to re-execute, such as communication lines.

【0011】次に、本第二の発明の電子計算機の電源障
害対策システムについて図面を参照して説明する。
Next, a power failure countermeasure system for a computer according to the second aspect of the present invention will be described with reference to the drawings.

【0012】図2において、本第二の発明の電子計算機
の電源障害対策システムでは、上記第一の発明の電子計
算機の電源障害対策システムに入出力制御装置状態保存
/設定手段70を加え、入出力制御装置80のリカバリ
を可能としている。ここで、オペレーティングシステム
90は上記第一の発明のオペレーティングシステム30
の機能を含んでおり、第一の発明と同じ部分は説明を省
略する。
Referring to FIG. 2, in the power failure countermeasure system for a computer according to the second aspect of the present invention, an input / output controller state saving / setting means 70 is added to the power failure countermeasure system for a computer according to the first aspect of the invention. The output control device 80 can be recovered. Here, the operating system 90 is the operating system 30 of the first invention.
The description of the same parts as those of the first invention will be omitted.

【0013】まず信号100をオペレーティングシステ
ム90が受信すると、電源切断処理を開始する。そし
て、信号200による主記憶装置40の情報を不揮発性
メモリ60への保存要求を発行する前に、オペレーティ
ングシステム90は信号400を入出力制御装置状態保
存/設定手段70に発行する。信号400を受信した入
出力制御装置状態保存/設定手段70は、信号600お
よび信号610によって入出力制御装置80の状態情報
を取り込み、その状態情報を信号510によって主記憶
装置40の定められた領域に格納する。その後、信号4
10によってオペレーティングシステム90に処理の終
了を通知する。信号410を受信したオペレーティング
システム90は信号200をコピィ手段50に発行す
る。電源再投入後、コピィ手段50によって不揮発性メ
モリ60から主記憶装置40への情報複写処理の完了に
よる信号210をオペレーティングシステム90が受信
すると、信号400によって入出力制御装置状態保存/
設定手段70に入出力制御装置80のリカバリ処理を指
示する。信号400によって入出力制御装置80のリカ
バリ処理指示を受信した入出力制御装置状態保存/設定
手段70は、信号500によって主記憶装置40の定め
られた領域から入出力制御装置80の状態情報を読み込
み、信号600および信号610によって入出力制御装
置80の状態の再設定を行う。その後、信号410によ
って処理の完了をオペレーティングシステム90に通知
する。以上の処理で電子計算機システムの状態は電源切
断処理を開始した時点と同等となり、処理の継続が可能
となる。
First, when the operating system 90 receives the signal 100, the power-off processing is started. Then, the operating system 90 issues a signal 400 to the input / output controller state saving / setting means 70 before issuing a request for saving the information in the main memory 40 to the non-volatile memory 60 by the signal 200. Upon receiving the signal 400, the input / output control unit state saving / setting means 70 takes in the state information of the input / output control unit 80 by the signal 600 and the signal 610, and takes the state information by the signal 510 in a predetermined area of the main storage unit 40. To store. Then signal 4
10 notifies the operating system 90 of the end of processing. The operating system 90 receiving the signal 410 issues the signal 200 to the copy means 50. After the power is turned on again, when the operating system 90 receives the signal 210 indicating the completion of the information copying process from the non-volatile memory 60 to the main storage device 40 by the copy means 50, the signal 400 saves the input / output control device state /
The setting unit 70 is instructed to perform the recovery process of the input / output control device 80. The input / output control unit state saving / setting means 70, which has received the recovery processing instruction of the input / output control unit 80 by the signal 400, reads the state information of the input / output control unit 80 from the defined area of the main storage device 40 by the signal 500. , Signal 600 and signal 610 reset the state of the input / output control device 80. Then, the signal 410 notifies the operating system 90 of the completion of the processing. With the above processing, the state of the electronic computer system becomes the same as when the power-off processing was started, and the processing can be continued.

【0014】[0014]

【発明の効果】以上説明したように、本発明の電子計算
機の電源障害対策システムは、MG装置および自家発電
設備等の機械的な動作を伴う設備を排除しシステムの信
頼性の向上を図ることができるという効果を奏する。
As described above, the power failure countermeasure system for a computer according to the present invention is intended to improve the reliability of the system by excluding facilities such as an MG device and an in-house power generation facility accompanied by mechanical operation. There is an effect that can be.

【0015】また、本発明の電子計算機の電源障害対策
システムは、上記の機械的な設備を排除すると共に、蓄
電池等の蓄電設備の容量の極小化を図り低価格の蓄電設
備を使用でき、システム全体を低価格で構築できるとい
う効果を奏する。
The power failure countermeasure system for a computer according to the present invention eliminates the above-mentioned mechanical equipment, can minimize the capacity of the storage equipment such as a storage battery, and can use low-priced storage equipment. The effect is that the whole can be constructed at a low price.

【図面の簡単な説明】[Brief description of drawings]

【図1】本第一の発明による電子計算機の電源障害対策
システムの一実施例の構成図である。
FIG. 1 is a configuration diagram of an embodiment of a power failure countermeasure system for an electronic computer according to the first invention.

【図2】本第二の発明による電子計算機の電源障害対策
システムの一実施例の構成図である。
FIG. 2 is a configuration diagram of an embodiment of a power failure countermeasure system for an electronic computer according to the second invention.

【符号の説明】[Explanation of symbols]

1 中央処理装置 10 電源切断予告手段 20 蓄電設備 30,90 オペレーティングシステム 40 主記憶装置 50 コピィ手段 60 不揮発性メモリ 70 入出力制御装置状態保存/設定手段 80 入出力制御装置 DESCRIPTION OF SYMBOLS 1 central processing unit 10 power-off notice device 20 power storage equipment 30, 90 operating system 40 main storage device 50 copy means 60 non-volatile memory 70 input / output control device state saving / setting means 80 input / output control device

Claims (2)

【特許請求の範囲】[Claims] 【請求項1】 主記憶装置の主記憶容量と同容量の不揮
発性メモリと、前記主記憶装置の内容の前記不揮発性メ
モリへの複写動作および前記不揮発性メモリの内容の前
記主記憶装置への複写動作を行うコピィ手段と、前記コ
ピィ手段の動作時間を保障するために必要十分な予め定
められた時間の間システム全体へ電力供給を行う蓄電設
備とを有することを特徴とする電子計算機の電源障害対
策システム。
1. A non-volatile memory having the same capacity as the main memory of the main memory, a copying operation of the contents of the main memory to the non-volatile memory, and a content of the non-volatile memory to the main memory. A power supply for a computer, comprising: a copy means for performing a copying operation; and a power storage facility for supplying electric power to the entire system for a predetermined time necessary and sufficient to guarantee the operation time of the copy means. Failure countermeasure system.
【請求項2】 周辺装置を制御する入出力制御装置と、
前記入出力制御装置の動作状態と前記入出力制御装置に
よって制御される周辺装置の動作状態とを前記主記憶装
置に記録する入出力制御装置状態保存手段と、前記入出
力制御装置状態保存手段によって保存された状態情報に
基づき前記入出力制御装置の状態と前記入出力制御装置
によって制御される周辺装置の状態とを前記状態情報が
保存された時点と同等の状態にする入出力制御装置状態
設定手段とを有することを特徴とする請求項1記載の電
子計算機の電源障害対策システム。
2. An input / output control device for controlling peripheral devices,
An input / output control device state storage means for recording in the main memory the operating state of the input / output control device and the operating state of a peripheral device controlled by the input / output control device; and the input / output control device state storage means. Input / output control device state setting for making the state of the input / output control device and the state of the peripheral device controlled by the input / output control device equivalent to the state at the time of saving the state information based on the stored state information The power failure countermeasure system for an electronic computer according to claim 1, further comprising:
JP5330616A 1993-12-27 1993-12-27 System for countermeasure against power source fault in electronic computer Pending JPH07191786A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP5330616A JPH07191786A (en) 1993-12-27 1993-12-27 System for countermeasure against power source fault in electronic computer

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP5330616A JPH07191786A (en) 1993-12-27 1993-12-27 System for countermeasure against power source fault in electronic computer

Publications (1)

Publication Number Publication Date
JPH07191786A true JPH07191786A (en) 1995-07-28

Family

ID=18234658

Family Applications (1)

Application Number Title Priority Date Filing Date
JP5330616A Pending JPH07191786A (en) 1993-12-27 1993-12-27 System for countermeasure against power source fault in electronic computer

Country Status (1)

Country Link
JP (1) JPH07191786A (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2012502350A (en) * 2008-09-05 2012-01-26 ヒューレット−パッカード デベロップメント カンパニー エル.ピー. Method and system for realizing a hybrid shutdown process and a fast startup process

Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH04333120A (en) * 1991-05-08 1992-11-20 Sony Corp Information processor
JPH0511874A (en) * 1991-07-03 1993-01-22 Sanyo Electric Co Ltd Information processor

Patent Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH04333120A (en) * 1991-05-08 1992-11-20 Sony Corp Information processor
JPH0511874A (en) * 1991-07-03 1993-01-22 Sanyo Electric Co Ltd Information processor

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2012502350A (en) * 2008-09-05 2012-01-26 ヒューレット−パッカード デベロップメント カンパニー エル.ピー. Method and system for realizing a hybrid shutdown process and a fast startup process
US8914653B2 (en) 2008-09-05 2014-12-16 Hewlett-Packard Development Company, L.P. Method and system for providing hybrid-shutdown and fast startup processes
US9501291B2 (en) 2008-09-05 2016-11-22 Hewlett-Packard Development Company, L.P. Method and system for providing hybrid-shutdown and fast startup processes

Similar Documents

Publication Publication Date Title
US6108792A (en) Article for providing continuity of operation in a computer
JPH09282056A (en) Network hibernation system and control method for the same
JPH07175728A (en) Disk cache data maintenance system
CN1584847B (en) Operational state preservation in the absence of AC power
JP2002258988A (en) Uninterruptible power system
JP4411014B2 (en) Computer and power supply backup method thereof
JPH07191786A (en) System for countermeasure against power source fault in electronic computer
JP2002041189A (en) Unintegruptible power supply device
JP4503003B2 (en) Power supply backup system and electronic device having the same
JPH06250939A (en) Data processor
JPH0728572A (en) Automatic data preserving device at power interruption
CN217690052U (en) Automatic data power-off saving system
JPH0591226A (en) Facsimile equipment
JP3216253B2 (en) Backup control device
JPH05224782A (en) Power source disconnection system
JPS63280357A (en) Data save/restore system
JPH0830520A (en) Computer system
JPS60209863A (en) Control system of data processing device
CN112416104A (en) Device for realizing last state of universal server power supply and recovery method
JPS59227094A (en) Electronic computer
JPH06214671A (en) Information processor
JPH06266478A (en) Computer system
JP3271698B2 (en) Peripheral device power off system
JPH06124149A (en) Electronic computer having suspend/resume function
JPS63156214A (en) Control system for power supply of semiconductor disk device

Legal Events

Date Code Title Description
A02 Decision of refusal

Free format text: JAPANESE INTERMEDIATE CODE: A02

Effective date: 19970708