JPH065501A - Manufacture of semiconductor - Google Patents

Manufacture of semiconductor

Info

Publication number
JPH065501A
JPH065501A JP16062492A JP16062492A JPH065501A JP H065501 A JPH065501 A JP H065501A JP 16062492 A JP16062492 A JP 16062492A JP 16062492 A JP16062492 A JP 16062492A JP H065501 A JPH065501 A JP H065501A
Authority
JP
Japan
Prior art keywords
pattern
density
line
plotting
change
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP16062492A
Other languages
Japanese (ja)
Inventor
Kenji Shiozawa
健治 塩沢
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Hitachi Ltd
Original Assignee
Hitachi Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Hitachi Ltd filed Critical Hitachi Ltd
Priority to JP16062492A priority Critical patent/JPH065501A/en
Publication of JPH065501A publication Critical patent/JPH065501A/en
Pending legal-status Critical Current

Links

Abstract

PURPOSE:To correct pattern data and thereby to widen a process window by executing plotting after the amount of change in a plotting density is decreased by correcting a plotting pattern by addition of a supplementary pattern or partial deletion of the pattern. CONSTITUTION:In the case when a change in a plotting density is reckoned as large, it is decreased by correcting a pattern. By adding a supplementary pattern 2a to a signal line 2, in other words, the line width is enlarged from Ws to Ws'. In this way, the value of the dimensional ratio between the line widths Wm and Ws (Wm/Ws') of a power supply trunk line before correction is made smaller. Thereby a plotting density of a part of proximity of the power supply trunk line 1 and the signal line 2 to each other is increased, the relative change in the plotting density is lessened, a process window is widened and stable machinability can be obtained. Accordingly, it is prevented that the signal line 2 is reduced or disconnected due to failure in maintenance of a necessary dimension.

Description

【発明の詳細な説明】Detailed Description of the Invention

【0001】[0001]

【産業上の利用分野】本発明は、半導体製造方法に関
し、特に、電子線直接描画技術における描画パターンの
補正方法に関する。
BACKGROUND OF THE INVENTION 1. Field of the Invention The present invention relates to a semiconductor manufacturing method, and more particularly to a method of correcting a drawing pattern in an electron beam direct drawing technique.

【0002】[0002]

【従来の技術】電子線描画技術を用いて微細パターンを
描画する場合には、近接効果を考慮して描画データを補
正しなければ、パターン精度を確保することができな
い。近接効果とは、入射電子が基板から後方散乱されて
レジストに戻って露光し、近接したパターン間では寸法
を縮小し、逆に孤立したパターンでは寸法をふくらませ
る(ネガレジストの場合)現象である。これに対して従
来は、線幅分類、輪郭補正等の手法によって補正を施す
のが通常であった。
2. Description of the Related Art When drawing a fine pattern using an electron beam drawing technique, pattern accuracy cannot be ensured unless the drawing data is corrected in consideration of the proximity effect. The proximity effect is a phenomenon in which incident electrons are backscattered from the substrate and are returned to the resist to be exposed, and the size is reduced between adjacent patterns, and conversely, the size is increased in isolated patterns (in the case of a negative resist). On the other hand, conventionally, it has been usual to make corrections by methods such as line width classification and contour correction.

【0003】[0003]

【発明が解決しようとする課題】本発明者はこれらの補
正方法について検討した結果、次の問題点が生じること
を見いだした。即ち、これらの補正方法では、描画パタ
ーンのパターン密度や寸法の変化の激しい部分では十分
に補正を行うことが困難であり、例えば、電源幹線(線
幅100μm)と信号配線(線幅1μm)とが近接して
配置されるような場合には、プロセスウィンドウ(プロ
セス加工条件の最適範囲)が狭くなり、信号配線の寸法
精度を確保することは難しく、安定した加工性を得るこ
とができなくなる。
As a result of examining these correction methods, the present inventor has found that the following problems occur. That is, with these correction methods, it is difficult to sufficiently perform correction in a portion where the pattern density or dimension of the drawing pattern changes drastically. For example, the power supply main line (line width 100 μm) and the signal line (line width 1 μm) , The process window (the optimum range of process processing conditions) is narrowed, it is difficult to secure the dimensional accuracy of the signal wiring, and stable workability cannot be obtained.

【0004】また、EB直描は下地段差の影響を受ける
ため、近接効果補正を行う場合に最適化が必要となり、
この点でもプロセスマージンの確保が難しくなってい
る。特に、パターン密度の変化が大きい場所で下地段差
の影響も重なった場合には、信号配線の断線不良に至る
こともあり、大きな問題となる。
Further, since the EB direct drawing is affected by the step difference of the background, it is necessary to optimize the proximity effect correction.
Also in this respect, it is difficult to secure a process margin. In particular, in the case where the influence of the step difference of the underlying layer also overlaps in a place where the change of the pattern density is large, it may lead to disconnection failure of the signal wiring, which is a serious problem.

【0005】本発明の目的は、パターンデータを補正し
てプロセスウィンドウを広げることにある。本発明の他
の目的は、最小加工寸法の加工精度を安定して確保でき
るようにすることにある。本発明の前記ならびにその他
の目的と新規な特徴は、本明細書の記述及び添付図面に
よって明らかになるであろう。
An object of the present invention is to correct pattern data and widen the process window. Another object of the present invention is to enable stable processing accuracy of the minimum processing size. The above and other objects and novel features of the present invention will be apparent from the description of this specification and the accompanying drawings.

【0006】[0006]

【課題を解決するための手段】上記目的を達成するため
本発明は補強パターンの追加あるいはパターンの一部削
除により描画パターンの補正をして、描画密度の変化量
を低減したのちに描画を行なうようにしたものである。
上記の場合、補強パターンの追加としては好ましくは矩
形パターン若しくは矩形を組み合わせてなるパターンを
用いる。また、上記の場合パターンの一部削除は好まし
くは矩形状若しくは矩形を組み合わせた形状にて行な
う。
In order to achieve the above object, the present invention corrects a drawing pattern by adding a reinforcing pattern or deleting a part of the pattern to reduce the amount of change in drawing density and then perform drawing. It was done like this.
In the above case, a rectangular pattern or a pattern formed by combining rectangles is preferably used as the addition of the reinforcing pattern. Further, in the above case, the partial deletion of the pattern is preferably performed in a rectangular shape or a combination of rectangles.

【0007】[0007]

【作用】上記手段によれば、描画パターンを補正して、
描画密度の変化量を低減することにより、従来高密度描
画部分が近接する低密度描画部分での近接効果の影響が
抑えられ、これによってプロセスウィンドウを広げるこ
とが可能となり、常に安定した加工精度を確保できるよ
うになる。また、描画密度の変化量を抑えるにあたり、
低密度描画部分に補強パターンを追加して該部分の描画
密度を高めることにより、近接効果の影響を相対的に抑
えることができる。
According to the above means, the drawing pattern is corrected,
By reducing the amount of change in the drawing density, the influence of the proximity effect in the low density drawing area where the conventional high density drawing area is close is suppressed, which makes it possible to widen the process window and always provide stable machining accuracy. You will be able to secure. Also, in suppressing the amount of change in drawing density,
By adding a reinforcement pattern to the low density drawing portion to increase the drawing density of the portion, the influence of the proximity effect can be relatively suppressed.

【0008】更に、描画密度の変化量を抑えるにあた
り、高密度描画部分から一部のパターンを削除して該部
分の描画密度を低めることにより、近接効果の影響を相
対的に抑えることができる。しかも、補強パターンの追
加、パターンの一部削除を矩形状にて行うことにより、
削除部分の描画データの補正を極めて簡潔、高速に行う
ことができスループットの低下を最小限に抑えることが
可能になる。
Further, in order to suppress the change amount of the drawing density, by deleting a part of the pattern from the high density drawing portion to reduce the drawing density of the portion, the influence of the proximity effect can be relatively suppressed. Moreover, by adding a reinforcing pattern and deleting a part of the pattern in a rectangular shape,
The correction of the drawing data of the deleted portion can be performed very simply and at high speed, and the decrease in throughput can be minimized.

【0009】[0009]

【実施例】以下、添付図面により本発明の実施例を説明
する。図3は本発明による補正を加える前のパターンを
示す図である。図3に示すように、このパターンでは、
線幅Wm=100μm程度の太い電源幹線1と、線幅W
s=1μm程度の細い信号線2とが近接して配置されて
いる。このまま描画を行えば、従来技術で説明したよう
に、信号線2の線幅は電源幹線1から近接効果を受けて
所要の寸法精度を維持することができない。なぜなら、
描画密度が高い電源幹線1の描画中には、描画による直
接的な露光とともに近接部分を描画中に生ずる散乱によ
り間接的な露光がなされて線幅が縮小する一方、描画密
度が低い信号線2の描画ではこのような間接的な露光を
受けないために線幅が拡大するからである。
Embodiments of the present invention will be described below with reference to the accompanying drawings. FIG. 3 is a diagram showing a pattern before the correction according to the present invention is applied. As shown in FIG. 3, in this pattern,
Thick power supply trunk line 1 with a line width Wm = 100 μm and a line width W
A thin signal line 2 having a size of s = 1 μm is arranged in close proximity. If drawing is performed as it is, the line width of the signal line 2 cannot receive the required dimensional accuracy due to the proximity effect from the power supply trunk line 1 as described in the prior art. Because
While the power supply main line 1 having a high drawing density is being drawn, the line width is reduced by direct exposure due to drawing and indirect exposure due to scattering generated during drawing of the adjacent portion, while the signal line 2 with a low drawing density is obtained. This is because the line width is enlarged in the drawing of since it is not subjected to such indirect exposure.

【0010】本実施例では描画密度の変化量を簡便に評
価するために互いに近接する線の線幅に着目することと
している。即ち、第一に、描画密度の急変により問題の
生ずるのは複数の線(回路パターン)の近接部分におい
てであり、孤立した線の描画中には描画密度が急変して
も問題とならないことから、複数の線が近接する箇所に
のみ着目することとし、第二に、複数の線の近接点にお
ける描画密度の変化量を示すには、各線の線幅が簡便で
あるからである。そこで、本実施例では、WmとWsと
の寸法比に着目し、Wm/Wsが所定値(R)以上とな
る場合には描画密度変化が激しいとして補正を行う。R
の値は小さいほどパターンの描画密度変化を抑えること
が可能である反面、補正作業に要する時間がかかるの
で、本実施例ではR=20としている。
In this embodiment, in order to easily evaluate the amount of change in the drawing density, attention is paid to the line width of lines that are close to each other. That is, firstly, a sudden change in the drawing density causes a problem in the vicinity of a plurality of lines (circuit patterns), and even if the drawing density suddenly changes during drawing of isolated lines, it does not cause a problem. This is because the line width of each line is simple to show the amount of change in the drawing density at the adjacent points of the plurality of lines. Therefore, in this embodiment, attention is paid to the dimensional ratio of Wm and Ws, and when Wm / Ws is equal to or greater than a predetermined value (R), correction is performed assuming that the drawing density change is large. R
The smaller the value of, the more the change in pattern drawing density can be suppressed. However, since the correction work takes time, R = 20 in this embodiment.

【0011】以上の判定条件により描画密度変化が大き
いと認められた場合には、パターンを補正してこれを低
減する。図1および図2は補正を加えた後のパターンを
示す図である。図1は補強パターンを追加して補正を行
った場合で、請求項2に対応するものであり、図2はパ
ターンの一部削除により補正を行った場合で、請求項3
に対応するものである。
If it is recognized that the change in the drawing density is large according to the above determination conditions, the pattern is corrected and reduced. FIG. 1 and FIG. 2 are diagrams showing patterns after correction is applied. FIG. 1 shows a case where correction is performed by adding a reinforcing pattern, and corresponds to claim 2. FIG. 2 shows a case where correction is performed by partially deleting the pattern.
It corresponds to.

【0012】即ち、図1においては、信号線2に補強パ
ターン2aを追加することにより先幅をWsからWs’
に拡大している。このようにして、WmとWsとの寸法
比の値(Wm/Ws’)を小さな値とすれば電源幹線1
と信号線2との近接部分の描画密度は高くなって、相対
的な描画密度変化が小さくなり、プロセスウィンドウは
広くなって安定した加工性を得ることができるようにな
る。従って、信号線2が所要寸法を維持できずに縮小し
たり断線したりすることはない。
That is, in FIG. 1, the tip width is changed from Ws to Ws' by adding the reinforcing pattern 2a to the signal line 2.
Has been expanded to. Thus, if the value of the dimensional ratio of Wm and Ws (Wm / Ws') is set to a small value, the power supply trunk line 1
The drawing density of the portion close to the signal line 2 becomes high, the relative change of the drawing density becomes small, the process window becomes wide, and stable workability can be obtained. Therefore, the signal line 2 cannot be reduced in size or broken without maintaining the required dimensions.

【0013】また、図2においては、電源幹線1から1
aで示すように矩形状に一部削除して線幅をWmからW
m’に縮小している。このときの削除が電源のマイグレ
ーション等の制限範囲内で行われることは勿論である。
このように、Wm’とWsとの寸法比(Wm’/Ws)
を小さな値とすれば電源幹線1と信号線2との近接部分
の描画密度は低くなって、相対的な描画密度変化は小さ
くなり、プロセスウィンドウは広くなって安定した加工
性を得ることができるようになる。従って、信号線2が
所要寸法を維持できずに縮小したり断線したりすること
はない。
Further, in FIG. 2, power supply trunk lines 1 to 1
As shown in a, the line width is changed from Wm to W by deleting a part in a rectangular shape.
It has been reduced to m '. Of course, the deletion at this time is performed within the limit range such as power supply migration.
Thus, the dimensional ratio of Wm 'and Ws (Wm' / Ws)
With a small value, the drawing density in the vicinity of the power supply main line 1 and the signal line 2 becomes low, the relative change in the drawing density becomes small, and the process window becomes wide and stable workability can be obtained. Like Therefore, the signal line 2 cannot be reduced in size or broken without maintaining the required dimensions.

【0014】以上説明したように上記実施例では、補強
パターンの追加あるいはパターンの一部削除により描画
パターンの補正をして、描画密度の変化量を低減したの
ちに描画を行なうようにしたので、従来高密度描画部分
が近接する低密度描画部分での近接効果の影響が抑えら
れ、これによってプロセスウィンドウを広げることが可
能となり、常に安定した加工精度を確保できるようにな
る。また、描画密度の変化量を抑えるにあたり、低密度
描画部分に補強パターンを追加して該部分の描画密度を
高めることにより、近接効果の影響を相対的に抑えるこ
とができるという効果がある。しかも、補強パターンの
追加、パターンの一部削除を矩形状にて行うことによ
り、削除部分の描画データの補正を極めて簡潔、高速に
行うことができスループットの低下を最小限に抑えるこ
とが可能になる。
As described above, in the above-described embodiment, the drawing pattern is corrected by adding the reinforcing pattern or deleting the part of the pattern to reduce the change amount of the drawing density and then perform the drawing. Conventionally, the influence of the proximity effect in the low-density drawing portion where the high-density drawing portion is close to is suppressed, so that the process window can be widened, and stable processing accuracy can always be ensured. Further, in order to suppress the change amount of the drawing density, by adding a reinforcing pattern to the low density drawing portion to increase the drawing density of the portion, the effect of the proximity effect can be relatively suppressed. Moreover, by adding the reinforcing pattern and partially deleting the pattern in a rectangular shape, the correction of the drawing data of the deleted part can be performed very simply and at high speed, and the decrease in throughput can be minimized. Become.

【0015】なお、本発明は上記実施例に限定されるも
のではなく、電源幹線と信号線以外の全ての要素に適用
できることはいうまでもない。また、本発明の補正はパ
ターン設計時点で行ってもよいし、描画装置により描画
と同時に補正がなされるようにしてもよく、要は現実に
描画されるパターンに補正が施されていればよい。ま
た、パターン密度の変化量のみを補正の条件として説明
したが、下地段差を補正条件として考慮してパターンの
補強を行うようにするのもよい。
It is needless to say that the present invention is not limited to the above embodiment and can be applied to all elements other than the power supply trunk line and the signal line. Further, the correction of the present invention may be performed at the time of designing the pattern, or may be performed simultaneously with the drawing by the drawing device, and the point is that the actually drawn pattern may be corrected. . Although only the amount of change in the pattern density has been described as the correction condition, the pattern may be reinforced by taking the base level difference into consideration as the correction condition.

【0016】[0016]

【発明の効果】上述のように本発明によれば、パターン
描画密度の急激な変化を緩和することにより、プロセス
ウィンドウを広げることが可能となるので、線幅の如何
によらず安定した加工精度を確保することができる効果
がある。
As described above, according to the present invention, it is possible to widen the process window by alleviating the abrupt change of the pattern drawing density, so that the stable processing accuracy can be obtained regardless of the line width. There is an effect that can be secured.

【図面の簡単な説明】[Brief description of drawings]

【図1】本発明による補正を加えた後のパターンを示す
図である。
FIG. 1 is a diagram showing a pattern after a correction according to the present invention is added.

【図2】本発明による補正を加えた後のパターンを示す
図である。
FIG. 2 is a diagram showing a pattern after a correction according to the present invention is added.

【図3】本発明による補正を加える前のパターンを示す
図である。
FIG. 3 is a diagram showing a pattern before correction according to the present invention is applied.

【符号の説明】[Explanation of symbols]

1 電源幹線 1a 補正により削除した部分 2 信号線 2a 補正により追加した部分 Wm 補正前の電源幹線の線幅 Wm’ 補正後の電源幹線の線幅 Ws 補正前の信号線の線幅 Ws’ 補正後の信号線の線幅 1 Power supply trunk line 1a Part deleted by correction 2 Signal line 2a Part added by correction Wm Line width of power supply trunk line before correction Wm 'Line width of power supply trunk line after correction Ws Line width of signal line before correction Ws' After correction Line width of signal line

Claims (3)

【特許請求の範囲】[Claims] 【請求項1】電子線直接描画技術によりパターンを描画
するに際して、パターンを補正して描画密度の変化量を
低減した後に描画を行うことを特徴とする半導体製造方
法。
1. A semiconductor manufacturing method, wherein when a pattern is drawn by an electron beam direct drawing technique, the pattern is corrected to reduce the amount of change in drawing density and then the drawing is performed.
【請求項2】パターンの補正は補強パターンの追加によ
り行うことを特徴とする、請求項1に記載の半導体製造
方法。
2. The semiconductor manufacturing method according to claim 1, wherein the correction of the pattern is performed by adding a reinforcing pattern.
【請求項3】パターンの補正はパターンの一部削除によ
り行うことを特徴とする、請求項1に記載の半導体製造
方法。
3. The semiconductor manufacturing method according to claim 1, wherein the correction of the pattern is performed by partially deleting the pattern.
JP16062492A 1992-06-19 1992-06-19 Manufacture of semiconductor Pending JPH065501A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP16062492A JPH065501A (en) 1992-06-19 1992-06-19 Manufacture of semiconductor

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP16062492A JPH065501A (en) 1992-06-19 1992-06-19 Manufacture of semiconductor

Publications (1)

Publication Number Publication Date
JPH065501A true JPH065501A (en) 1994-01-14

Family

ID=15718963

Family Applications (1)

Application Number Title Priority Date Filing Date
JP16062492A Pending JPH065501A (en) 1992-06-19 1992-06-19 Manufacture of semiconductor

Country Status (1)

Country Link
JP (1) JPH065501A (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US11742179B2 (en) 2021-01-26 2023-08-29 Kioxia Corporation Proximity effect correcting method, master plate manufacturing method, and drawing apparatus

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US11742179B2 (en) 2021-01-26 2023-08-29 Kioxia Corporation Proximity effect correcting method, master plate manufacturing method, and drawing apparatus

Similar Documents

Publication Publication Date Title
US4591540A (en) Method of transferring a pattern into a radiation-sensitive layer
US5241185A (en) Proximity correction method for e-beam lithography
US5667923A (en) Charged particle beam exposure compensating proximity effect
US7810066B2 (en) Irradiation pattern data generation method, mask fabrication method, and plotting system
US5994009A (en) Interlayer method utilizing CAD for process-induced proximity effect correction
US6303251B1 (en) Mask pattern correction process, photomask and semiconductor integrated circuit device
US4482810A (en) Electron beam exposure system
JP2003510652A (en) Method and apparatus for determining phase shift and trim mask of an integrated circuit
US8930858B1 (en) Method for optical proximity correction
JPH065501A (en) Manufacture of semiconductor
JP3159810B2 (en) Electron beam drawing method and apparatus
JP3287333B2 (en) Electron beam exposure mask, method of manufacturing the same, and method of manufacturing a semiconductor device
US20040243967A1 (en) Semiconductor design layout pattern formation method and graphic pattern formation unit
US6453445B1 (en) Large scale mixed-signal integrated circuit design
JPH0766098A (en) Method and apparatus for forming lithographic data
JPH10274841A (en) Mask, and electron beam exposure method using the mask
US6733932B2 (en) Mask lithography data generation method
JPH10209289A (en) Method and system for element length compensation in vlsi circuit design
JPH10301255A (en) Electron beam mask plotting method
JP2003273001A (en) Electron beam lithographic data creating method, mask manufacturing method, and lithographic apparatus
JPH11307429A (en) Pattern dividing method
JPH0794378A (en) Method of electron beam exposure
JPS6257222A (en) Manufacture of semiconductor device
JP2000058413A (en) Electronic beam exposure method and electron beam plotting device
JPH0341975B2 (en)