JPH0636007B2 - Wiring inspection machine for printed circuit boards - Google Patents

Wiring inspection machine for printed circuit boards

Info

Publication number
JPH0636007B2
JPH0636007B2 JP61101802A JP10180286A JPH0636007B2 JP H0636007 B2 JPH0636007 B2 JP H0636007B2 JP 61101802 A JP61101802 A JP 61101802A JP 10180286 A JP10180286 A JP 10180286A JP H0636007 B2 JPH0636007 B2 JP H0636007B2
Authority
JP
Japan
Prior art keywords
wiring pattern
printed circuit
circuit board
antenna
wiring
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
JP61101802A
Other languages
Japanese (ja)
Other versions
JPS62257070A (en
Inventor
吉弘 志方
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Priority to JP61101802A priority Critical patent/JPH0636007B2/en
Publication of JPS62257070A publication Critical patent/JPS62257070A/en
Publication of JPH0636007B2 publication Critical patent/JPH0636007B2/en
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Landscapes

  • Testing Of Short-Circuits, Discontinuities, Leakage, Or Incorrect Line Connections (AREA)

Description

【発明の詳細な説明】 〔概要〕 この発明は、プリント基板の配線パターンをアンテナと
見なし、基準となる配線パターンからの受信信号出力と
被検査プリント基板の配線パターンからの受信信号出力
とを比較することにより被試験配線パターンの断線やシ
ョートを検査するプリント基板の布線検査機に関する。
The present invention regards a printed circuit board wiring pattern as an antenna, and compares the received signal output from a reference wiring pattern with the received signal output from the printed circuit board to be inspected. The present invention relates to a wiring inspection machine for a printed circuit board, which inspects a wiring pattern under test for disconnection or short circuit.

〔産業上の利用分野〕[Industrial application field]

この発明は、プリント基板の各配線パターンをアンテナ
と見なし、その受信信号から前記配線パターンの断線や
ショートを検査するプリント基板の布線検査機に関す
る。
The present invention relates to a wiring inspection machine for a printed circuit board, which regards each wiring pattern on the printed circuit board as an antenna and inspects the received signal for disconnection or short circuit of the wiring pattern.

〔従来の技術〕[Conventional technology]

プリント基板は配線パターンに断線がなく導通が確実で
あること、独立の線間の絶縁が確実で異常な導通がない
ことが基本であり、このため電気試験つまり布線検査が
行われる。
Basically, the printed circuit board is basically free from any disconnection in the wiring pattern and reliable in electrical connection, and the insulation between independent lines is surely free from abnormal electrical connection. Therefore, an electrical test, that is, a wiring inspection is performed.

この検査には各ランドにスプリング付きコンタクトプロ
ーブ(以下ピンと略す)を接触させ、各ランドすなわち
各ピン間の導通状態を検出し、基準データと比較し不同
であればエラーとして、断線かショートかの別とその関
連するランドの位置あるいはピンNo.または回路No.を表
示あるいは印字する布線検査機が一般的に用いられる。
For this inspection, contact probe with spring (hereinafter abbreviated as pin) is contacted with each land, and the conduction state between each land, that is, each pin is detected. A wiring inspection machine is generally used which displays or prints the position of another land or its associated pin number or circuit number.

このような検査機は、例えば 0.1インチ間隔でマトリッ
クス状に配列した数万本ものピン群をプリント基板面に
接触させ、各ピンに印加する電圧をスイッチング素子を
用いて順次スキャンして検査している。
Such an inspection machine inspects, for example, tens of thousands of pins arranged in a matrix at intervals of 0.1 inch in contact with the printed circuit board surface, and sequentially scans the voltage applied to each pin using a switching element to inspect it. There is.

〔発明が解決しようとする問題点〕[Problems to be solved by the invention]

ところで、上記のような多数のピンを用いて検査する検
査機は、 格子位置から外れたランドを持つ配線パターンは検
査できない ピン数の増加に従ってスイッチング素子も増え、コ
スト高となる ランドにピンの傷痕がつき、不良原因となる という欠点を有している。
By the way, the inspection machine that inspects using a large number of pins as described above cannot inspect wiring patterns that have lands that are off the grid position.Increasing the number of switching elements as the number of pins increases, resulting in higher costs. It has a drawback that it causes defects and causes defects.

この発明は上記欠点に鑑み、簡易な構成で検査できる新
規な布線検査機を提供することを目的としている。
The present invention has been made in view of the above-mentioned drawbacks, and an object thereof is to provide a novel wiring inspection machine capable of inspecting with a simple structure.

〔問題点を解決するための手段〕[Means for solving problems]

第1図は本発明の布線検査機の原理図である。 FIG. 1 is a principle diagram of a wiring inspection machine of the present invention.

図において、2は発振器1に接続された送信アンテナ、
4はプリント基板3の配線パターンであり、前記送信ア
ンテナからの電波を受信する受信アンテナとなる。
In the figure, 2 is a transmitting antenna connected to the oscillator 1,
Reference numeral 4 is a wiring pattern of the printed circuit board 3, which serves as a receiving antenna for receiving the radio wave from the transmitting antenna.

5は配線パターン3に接続された受信器、6は予め良品
のプリント基板の配線パターンから得られた受信信号を
基準値として格納するメモリ、7はこの基準値と被検査
プリント基板の配線パターンから得られた受信信号値と
を比較する比較器である。
Reference numeral 5 is a receiver connected to the wiring pattern 3, 6 is a memory for storing a received signal obtained in advance from a wiring pattern of a non-defective printed circuit board as a reference value, and 7 is a reference value and the wiring pattern of the printed circuit board to be inspected. It is a comparator for comparing the obtained received signal value.

〔作用〕[Action]

発振器1の駆動により送信アンテナ2から電波が発射さ
れ、配線パターン4はこの電波を受け受信器5に入力さ
れる。メモリ6には予め良品のプリント基板の各配線パ
ターンから得られた受信信号が基準値として格納されて
おり、この基準信号と前記受信信号とを比較器7で比較
し、不一致であれば前記配線パターン3が不良である旨
の信号を出力する。
Radio waves are emitted from the transmitting antenna 2 by driving the oscillator 1, and the wiring pattern 4 receives the radio waves and is input to the receiver 5. A reception signal obtained from each wiring pattern of a non-defective printed circuit board is stored in the memory 6 in advance as a reference value. The reference signal and the reception signal are compared by a comparator 7, and if they do not match, the wiring is determined. A signal indicating that pattern 3 is defective is output.

本発明により簡易な構成で配線パターンの良、不良が容
易に判別できる。
According to the present invention, whether the wiring pattern is good or bad can be easily determined with a simple configuration.

〔実施例〕〔Example〕

第2図は本発明の第1実施例を説明するブロック図であ
る。
FIG. 2 is a block diagram for explaining the first embodiment of the present invention.

この図において、11はシートアンテナであり、シートに
XおよびY方向に延びるアンテナxおよびyが形成され
ている。X方向に延びた配線パターンの測定にはアンテ
ナxを、Y方向に延びた配線パターンの測定にはアンテ
ナyが給電切換部12により切り換えられる。給電切換部
12は発振器13に接続される。
In this figure, 11 is a sheet antenna, and antennas x and y extending in the X and Y directions are formed on the sheet. The antenna x is switched by the power feeding switching unit 12 for measuring the wiring pattern extending in the X direction and the antenna y for measuring the wiring pattern extending in the Y direction. Power supply switching section
12 is connected to the oscillator 13.

14は配線パターン15を有するプリント基板であり、図示
しない載置台の固定部材16により所定位置に固定され
る。
Reference numeral 14 is a printed circuit board having a wiring pattern 15, and is fixed at a predetermined position by a fixing member 16 of a mounting table (not shown).

前記配線パターン14の測定ランドにピン17が押圧接触さ
れる。ピン17はインピーダンス整合部18を介して受信器
19に接続される。
The pin 17 is pressed into contact with the measurement land of the wiring pattern 14. Pin 17 is a receiver via impedance matching unit 18.
Connected to 19.

20は予め良品のプリント基板の各配線パターンから得ら
れた受信信号を基準値として格納するためのメモリであ
る。
Reference numeral 20 is a memory for storing a reception signal obtained from each wiring pattern of a non-defective printed circuit board in advance as a reference value.

21はこの基準値と被検査プリント基板の配線パターンか
ら得られた受信信号値とを比較する比較器である。
Reference numeral 21 is a comparator for comparing this reference value with the received signal value obtained from the wiring pattern of the inspected printed circuit board.

22、23はXおよびY方向のグランドアンテナであり、X
方向に延びた配線パターンの測定にはグランドアンテナ
22を、Y方向に延びた配線パターンの測定にはグランド
アンテナ23が受電切換部24により切り換えられる。
22 and 23 are the ground antennas in the X and Y directions, and
A ground antenna for measuring the wiring pattern extending in the direction
The ground antenna 23 is switched by the power reception switching unit 24 when measuring 22 and the wiring pattern extending in the Y direction.

25は制御部であり、給電切換部12、受電切換部24、イン
ピーダンス整合部18、受信器19、メモリ20の制御および
ピン17の位置制御を行う。また26は比較器20からの信号
を処理する処理部である。
A control unit 25 controls the power feeding switching unit 12, the power receiving switching unit 24, the impedance matching unit 18, the receiver 19, the memory 20, and the position of the pin 17. Reference numeral 26 is a processing unit that processes the signal from the comparator 20.

次ぎに、このような構成の布線検査機の動作について説
明する。
Next, the operation of the wiring inspection machine having such a configuration will be described.

まず、予め他の方法によって測定した良品のプリント基
板を図示しない検査台に載置する。ここで第2図に示す
ようなX方向の配線パターン15を検査する場合、給電切
換部12および受電切換部24はアンテナxおよびグランド
アンテナ22を選択する。
First, a non-defective printed circuit board measured in advance by another method is placed on an inspection table (not shown). Here, when inspecting the wiring pattern 15 in the X direction as shown in FIG. 2, the power feeding switching unit 12 and the power receiving switching unit 24 select the antenna x and the ground antenna 22.

次ぎに、発振器13の駆動により送信アンテナxから電波
が発射され、配線パターン15はこの電波を受け受信器5
に入力されるが、通常配線パターンを受信アンテナとし
た場合は不平衡型となりやすく、そのためインピーダン
ス整合部18によりインピーダンスを調整して共振状態に
する。このときの最大受信信号を受信器19を介してメモ
リ20に入力する。このようにして全配線パターンに順次
ピン17をたて、その時のインピーダンスの値と受信信号
の値を基準データとしてメモリ20に格納する。
Next, a radio wave is emitted from the transmitting antenna x by driving the oscillator 13, and the wiring pattern 15 receives the radio wave and the receiver 5 receives the radio wave.
However, when the normal wiring pattern is used as the receiving antenna, it is likely to be an unbalanced type. Therefore, the impedance matching section 18 adjusts the impedance to bring it into a resonance state. The maximum received signal at this time is input to the memory 20 via the receiver 19. In this manner, the pins 17 are sequentially set on all the wiring patterns, and the impedance value and the received signal value at that time are stored in the memory 20 as reference data.

次ぎに、検査すべきプリント基板を載置し、前記同様に
受信器19で電波を受信し、この受信値とメモリ20から読
み出した基準値とを比較器21で比較し、被配線パターン
に断線やショートがあれば不一致となるので処理部25は
前記配線パターンが不良である旨の信号を出力する。
Next, the printed circuit board to be inspected is placed, the radio wave is received by the receiver 19 in the same manner as above, the received value and the reference value read from the memory 20 are compared by the comparator 21, and the wiring pattern is disconnected. If there is a short circuit or there is a short circuit, the processing unit 25 outputs a signal indicating that the wiring pattern is defective.

第3図は本発明の第2実施例を説明するブロック図であ
る。前述した実施例は発振周波数を固定としたが、本実
施例では周波数を可変する点が異なる。
FIG. 3 is a block diagram for explaining the second embodiment of the present invention. Although the oscillation frequency is fixed in the above-described embodiment, the present embodiment is different in that the frequency is variable.

第3図において、31および32は検査台33上に載置した良
品および被検査プリント基板である。34および35はXY
方向に移動可能なピンであり、それぞれのプリント基板
の同一配線パターンにコンタクトするよう制御される。
プローブ34,35は共に受信器36に接続される。
In FIG. 3, 31 and 32 are non-defective products and printed circuit boards to be inspected, which are placed on the inspection table 33. 34 and 35 are XY
These pins are movable in any direction, and are controlled so as to contact the same wiring pattern of each printed circuit board.
Both probes 34, 35 are connected to a receiver 36.

37はメモリ、38は比較器である。37 is a memory and 38 is a comparator.

39は周波数が可変の発振器であり、アンテナ切換部40を
介してシートアンテナ41に接続される。
Reference numeral 39 is an oscillator having a variable frequency, which is connected to the seat antenna 41 via the antenna switching unit 40.

シートアンテナ41は第4図に示すようにXおよびY方向
に複数本のアンテナを有しており、周波数が低いときは
長いアンテナaを、高周波になるほど短いアンテナcが
選択される。また、前述したようにXおよびY方向の配
線パターンに対応してXまたはY方向のアンテナがアン
テナ切換部40により選択される。
The sheet antenna 41 has a plurality of antennas in the X and Y directions as shown in FIG. 4, and a long antenna a is selected when the frequency is low, and a short antenna c is selected as the frequency becomes higher. Further, as described above, the antenna switching unit 40 selects the antenna in the X or Y direction corresponding to the wiring pattern in the X and Y directions.

42は制御部であり、各配線パターンに対応した発振周波
数を出力するよう発振器39を制御したり、ピンの位置指
定、アンテナ切換部40、受信器36、メモリ37等を制御す
る。
A control unit 42 controls the oscillator 39 to output the oscillation frequency corresponding to each wiring pattern, pin position designation, the antenna switching unit 40, the receiver 36, the memory 37, and the like.

44は処理部であり、比較器38からの信号に基づき一致、
不一致時の処理を行う。
44 is a processing unit, which matches based on the signal from the comparator 38,
Performs processing when they do not match.

本実施例での動作を以下に説明する。The operation of this embodiment will be described below.

まず、検査台33上に2枚の良品のプリント基板31,32を
載置する。そして、それぞれのプリント基板の同一配線
パターンにピン34,35をコンタクトさせる。
First, two non-defective printed circuit boards 31 and 32 are placed on the inspection table 33. Then, the pins 34 and 35 are brought into contact with the same wiring pattern of each printed circuit board.

次ぎに、発振器39を駆動させ、受信器36での受信信号が
最大となるよう周波数を調整し、そのときの周波数の
値、最大受信信号をメモリ37に入力する。このようにし
て全配線パターンに順次ピン34,35をたて、その受信信
号を基準データとしてメモリ37に格納する。
Next, the oscillator 39 is driven, the frequency is adjusted so that the reception signal at the receiver 36 becomes maximum, and the value of the frequency at that time and the maximum reception signal are input to the memory 37. In this way, the pins 34 and 35 are sequentially set on all the wiring patterns, and the received signals are stored in the memory 37 as reference data.

次ぎに、一方の良品プリント基板32を取り除き、検査す
べきプリント基板32を載置する。そして、前記同様に各
配線パターンに対応する共振周波数を発振器39から出力
し、受信器36で電波を受信し、この受信値とメモリ37か
ら読み出した基準値とを比較器38で比較し、被プリント
基板の配線パターンに断線やショートがあれば不一致と
なるので処理部43は前記配線パターンに不良である旨の
信号を出力する。
Next, one non-defective printed circuit board 32 is removed and the printed circuit board 32 to be inspected is placed. Then, similarly to the above, the resonance frequency corresponding to each wiring pattern is output from the oscillator 39, the radio wave is received by the receiver 36, the received value and the reference value read from the memory 37 are compared by the comparator 38, If there is a disconnection or short circuit in the wiring pattern of the printed circuit board, there will be a mismatch, so the processing unit 43 outputs a signal indicating that the wiring pattern is defective.

〔発明の効果〕〔The invention's effect〕

以上、詳細に説明したように、本発明によれば配線パタ
ーン1系列1ポイントの検査で、その系すべてを保証で
きる。また従来のスキャン方式に用いられるスイッチン
グ素子が不要となり、安価で信頼性の高い検査が可能と
なる。
As described above in detail, according to the present invention, it is possible to guarantee the entire system by inspecting one point of one line of the wiring pattern. In addition, the switching element used in the conventional scan method is not required, which makes it possible to perform an inexpensive and highly reliable inspection.

さらに、格子位置から外れるようなランドにも適用でき
る等の効果がある。
Further, there is an effect that it can be applied to a land that is out of the grid position.

【図面の簡単な説明】[Brief description of drawings]

第1図は本発明の原理図、 第2図は第1実施例の説明図、 第3図は第2実施例の説明図、 第4図は第2実施例に用いるシートアンテナの平面図で
ある。 図面において、 11,41はシートアンテナ、12は給電切換部、13,39は発振
器、14,31,32はプリント基板、15は配線パターン、17,3
4,35はプローブ、18はインピーダンス整合部、19,36は
受信器、20,37はメモリ21,38は比較器、22,23はグラン
ドアンテナ、24は受電切換部、25,42は制御部、26,43は
処理部をそれぞれ示す。
1 is a principle view of the present invention, FIG. 2 is an explanatory view of the first embodiment, FIG. 3 is an explanatory view of the second embodiment, and FIG. 4 is a plan view of a sheet antenna used in the second embodiment. is there. In the drawing, 11,41 is a sheet antenna, 12 is a power supply switching unit, 13,39 are oscillators, 14,31,32 are printed circuit boards, 15 is a wiring pattern, 17,3
4,35 is a probe, 18 is an impedance matching unit, 19 and 36 are receivers, 20 and 37 are memories 21, 38 are comparators, 22 and 23 are ground antennas, 24 is a power receiving switching unit, and 25 and 42 are control units. , 26, 43 denote processing units, respectively.

Claims (1)

【特許請求の範囲】[Claims] 【請求項1】発振器(1)に接続された送信アンテナ(2)
と、 該送信アンテナ(2)の近傍で、かつ所定位置に設置され
た受信アンテナとなるプリント基板(3)の配線パターン
(4)と、 該配線パターン(4)に接続され、受信信号を出力する受
信器(5)と、 基準となる配線パターンからの受信信号出力を記憶する
メモリ(6)と、 被検査プリント基板の配線パターンからの受信信号出力
と前記メモリ(6)に格納されている基準信号出力とを比
較する比較器(7)とからなることを特徴とするプリント
基板の布線検査機。
1. A transmitting antenna (2) connected to an oscillator (1)
And a wiring pattern of a printed circuit board (3) which is a receiving antenna installed in a predetermined position in the vicinity of the transmitting antenna (2)
(4), a receiver (5) which is connected to the wiring pattern (4) and outputs a reception signal, a memory (6) which stores a reception signal output from a reference wiring pattern, and a printed circuit board to be inspected. A wiring inspection machine for a printed circuit board, comprising: a comparator (7) for comparing a received signal output from the wiring pattern of (1) and a reference signal output stored in the memory (6).
JP61101802A 1986-04-30 1986-04-30 Wiring inspection machine for printed circuit boards Expired - Lifetime JPH0636007B2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP61101802A JPH0636007B2 (en) 1986-04-30 1986-04-30 Wiring inspection machine for printed circuit boards

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP61101802A JPH0636007B2 (en) 1986-04-30 1986-04-30 Wiring inspection machine for printed circuit boards

Related Child Applications (1)

Application Number Title Priority Date Filing Date
JP7130059A Division JP2626626B2 (en) 1995-05-29 1995-05-29 Wiring inspection method for printed circuit boards

Publications (2)

Publication Number Publication Date
JPS62257070A JPS62257070A (en) 1987-11-09
JPH0636007B2 true JPH0636007B2 (en) 1994-05-11

Family

ID=14310272

Family Applications (1)

Application Number Title Priority Date Filing Date
JP61101802A Expired - Lifetime JPH0636007B2 (en) 1986-04-30 1986-04-30 Wiring inspection machine for printed circuit boards

Country Status (1)

Country Link
JP (1) JPH0636007B2 (en)

Families Citing this family (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2994259B2 (en) 1996-03-28 1999-12-27 オー・エイチ・ティー株式会社 Substrate inspection method and substrate inspection device
WO2001088556A1 (en) * 1998-11-19 2001-11-22 Oht Inc. Method and apparatus for circuit board continuity test, tool for continuity test, and recording medium
JP3285568B2 (en) 1999-05-24 2002-05-27 日本電産リード株式会社 Board wiring inspection apparatus and wiring inspection method
KR20020019951A (en) 2000-05-19 2002-03-13 이시오까 쇼오고 Method and apparatus for circuit board continuity test, tool for continuity test, and recording medium
US6947853B2 (en) 2002-05-23 2005-09-20 Oht, Inc. Apparatus and method for inspecting electrical continuity of circuit board, jig for use therein, and recording medium thereon

Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS55155259A (en) * 1979-05-24 1980-12-03 Nec Corp Method of searching electric wiring route

Patent Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS55155259A (en) * 1979-05-24 1980-12-03 Nec Corp Method of searching electric wiring route

Also Published As

Publication number Publication date
JPS62257070A (en) 1987-11-09

Similar Documents

Publication Publication Date Title
JP7474713B2 (en) Apparatus including at least part of a test system for testing a millimeter-wave radio frequency signal transceiver under test that includes an antenna array under test, and method for testing such a transceiver - Patents.com
US5631572A (en) Printed circuit board tester using magnetic induction
JP7402830B2 (en) Instruments containing active modulated scattering probe arrays and methods of operating same probe arrays
US5517110A (en) Contactless test method and system for testing printed circuit boards
US5506510A (en) Adaptive alignment probe fixture for circuit board tester
US7188037B2 (en) Method and apparatus for testing circuit boards
US6943559B2 (en) Circuit pattern inspection device, circuit pattern inspection method, and recording medium
US6762611B2 (en) Test configuration and test method for testing a plurality of integrated circuits in parallel
JP3293995B2 (en) Probing apparatus and probing method
GB2143954A (en) A capacitive method and apparatus for checking connections of a printed circuit board
US20050248353A1 (en) Electrical testing of prited circuit boards employing a multiplicity of non-contact stimulator electrodes
US6727712B2 (en) Apparatus and methods for testing circuit boards
JPH0636007B2 (en) Wiring inspection machine for printed circuit boards
JP2626626B2 (en) Wiring inspection method for printed circuit boards
US6191600B1 (en) Scan test apparatus for continuity testing of bare printed circuit boards
US4563636A (en) Connection verification between circuit board and circuit tester
JP2000346894A (en) Inspection device for wiring board and its inspection method
JPS62269075A (en) Apparatus for inspecting printed circuit board
JP3788129B2 (en) Wiring board inspection apparatus and inspection method
WO2003014754A1 (en) Apparatus and methods for testing bare circuit boards
JPH03244142A (en) Method of testing semiconductor device
JP3594137B2 (en) IC tester
CN113834973A (en) Package antenna yield detection device
JPH09304485A (en) Method and circuit for detecting bridge
KR20040046885A (en) Chip electrode and probe needle alignment method for wafer prober

Legal Events

Date Code Title Description
EXPY Cancellation because of completion of term