JPH06349823A - Wiring formation - Google Patents
Wiring formationInfo
- Publication number
- JPH06349823A JPH06349823A JP13634493A JP13634493A JPH06349823A JP H06349823 A JPH06349823 A JP H06349823A JP 13634493 A JP13634493 A JP 13634493A JP 13634493 A JP13634493 A JP 13634493A JP H06349823 A JPH06349823 A JP H06349823A
- Authority
- JP
- Japan
- Prior art keywords
- wiring
- substrate
- laser
- insulating
- thin film
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Landscapes
- Local Oxidation Of Silicon (AREA)
- Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
Abstract
Description
【0001】[0001]
【産業上の利用分野】本発明は配線形成方法に関するも
のである。BACKGROUND OF THE INVENTION 1. Field of the Invention The present invention relates to a wiring forming method.
【0002】[0002]
【従来の技術】レーザCVD直描形成法による配線修正
技術は、LSI等の多層配線構造基板への適用が可能で
あり、LSIの開発期間の短縮等の用途に大きく貢献し
ている。また装置としての操作性、安定性にも優れてい
るため、あらゆるLSIの生産現場への導入が期待され
ている。しかし上部に絶縁保護膜を有さない段階で基板
を修正する場合、基板表面の既存配線を横切って直描配
線を形成する必要が生じ、直描配線と既存配線の管を所
要箇所で絶縁することが要求される。2. Description of the Related Art A wiring correction technique by a laser CVD direct drawing method can be applied to a multilayer wiring structure substrate such as an LSI and greatly contributes to applications such as shortening the development period of the LSI. Further, since it is excellent in operability and stability as a device, it is expected to be introduced into the production site of any LSI. However, if the board is modified at the stage where there is no insulating protective film on the top, it is necessary to form the direct drawing wiring across the existing wiring on the surface of the board, and the direct drawing wiring and the pipe of the existing wiring are insulated at the required locations. Is required.
【0003】このように特定箇所に絶縁膜を形成する手
段としてレーザCVDによる局所絶縁技術が有望である
ことが樋浦らにより「Journal of Appl
ied Physics(シャーナル オブ アプライ
ド フィジックス)、第69巻、(3)、頁1744−
1747、(1991)」に提案されている。この方法
は、紫外光による光化学反応でシリコン酸化膜を形成す
るジシラン、亜酸化窒素ガスの雰囲気中で、絶縁所望す
る箇所にArFエキシマレーザ光を照射して局所的に絶
縁膜を形成するものである。この方法で、通常配線直描
用のレーザCVDに用いる可視光源とは別に、高価ラン
ニングコストの高いArFエキシマレーザを必要とする
ので、装置が大がかりで複雑となり、実用性に劣る欠点
がある。またジシランガスは空気中で自然発火するなど
危険性の高いガスであるため取扱いにも注意が必要であ
る。As a means of forming an insulating film at a specific portion in this way, the local insulation technique by laser CVD is promising, according to Hiura et al., "Journal of Appl".
ied Physics, Sharnal of Applied Physics, Vol. 69, (3), p. 1744-
1747, (1991) ". This method is to form an insulating film locally by irradiating ArF excimer laser light to a desired insulating portion in an atmosphere of disilane and nitrous oxide gas that forms a silicon oxide film by a photochemical reaction by ultraviolet light. is there. This method requires an ArF excimer laser, which is expensive and has a high running cost, in addition to the visible light source used for laser CVD for direct drawing of wiring. In addition, disilane gas is a highly dangerous gas that spontaneously ignites in the air, so care must be taken when handling it.
【0004】誘電体被膜形成用の液体塗布材料を可視光
を吸収する基板上にスピンコートして、可視光レーザの
照射により基板を局所的に加熱し、誘電体膜を形成する
方法が「Journal of Vacuum Sci
ence And Technology(ジャーナル
・オブ・バキュウーム・サイエンス・アンド・テクノロ
ジイ)、B2、(4)、頁641−644、1984
年、(10月−12月)」にOsgood(オスグッ
ド)らにより報告されており、この方法で局所絶縁膜を
簡便に、しかも安全に形成できる可能性がある。しか
し、誘電被膜形成用の液体塗布材料は可視光に対して透
明なため、基板の熱伝導率が高い場合や、透明な基板の
場合には成膜できないという問題点がある。A method for forming a dielectric film by spin-coating a liquid coating material for forming a dielectric film on a substrate that absorbs visible light and locally heating the substrate by irradiation with a visible light laser is known as "Journal". of Vacuum Sci
ence And Technology (Journal of Vacuume Science and Technology), B2, (4), pages 641-644, 1984.
(October-December) "by Osgood (Osgood) et al., And there is a possibility that a local insulating film can be formed easily and safely by this method. However, since the liquid coating material for forming the dielectric film is transparent to visible light, there is a problem that the film cannot be formed when the substrate has a high thermal conductivity or a transparent substrate.
【0005】加熱により薄膜化する絶縁膜形成用原料の
溶液を基板の表面に塗布し、溶媒を除去して固化し、そ
の上に金属膜をレーザ直描を行い、その際の光加熱作用
により下部の絶縁膜形成原料を薄膜化した後、この直描
線をマスクとして、レーザ光を照射していない部分の原
料をエッチング除去するという方法が関らにより「第3
8回応用物理学会関連連合講演会予稿集565頁」、
「第39回応用物理学会連連合講演予稿集568」に報
告されている。この方法を用いれば基板の種類に関係な
く、絶縁膜を形成できる。しかし、このような方法では
エッチングの段階で、絶縁膜及び直描配線部分が剥がれ
る等の、機械的強度劣化の問題が生じることがある。A solution of a raw material for forming an insulating film, which is thinned by heating, is applied to the surface of a substrate, the solvent is removed and solidified, and a metal film is directly drawn on the metal film by a light heating action at that time. A method of thinning the lower insulating film forming raw material and then etching away the raw material in the portion not irradiated with the laser beam by using this direct drawing line as a mask is described in “3.
Proceedings of the 8th Joint Lecture Meeting of the Japan Society of Applied Physics, page 565 ",
It is reported in "The 39th Federation of Applied Physics Federation Proceedings 568". Using this method, an insulating film can be formed regardless of the type of substrate. However, such a method may cause a problem of mechanical strength deterioration such as peeling of the insulating film and the directly drawn wiring portion at the etching stage.
【0006】[0006]
【発明が解決しようとする課題】このように従来の方法
では基板の種類に限定されることなく、機械的強度に優
れた絶縁膜を局所的に形成する機能を加えることは困難
である。As described above, according to the conventional method, it is difficult to add the function of locally forming the insulating film excellent in mechanical strength without being limited to the kind of the substrate.
【0007】本発明の目的はこのような従来方法の課題
を解決した成膜方法を得ることにある。An object of the present invention is to obtain a film forming method which solves the problems of the conventional method.
【0008】[0008]
【課題を解決するための手段】本発明の配線形成方法
は、熱分解反応により導電成物質を析出する原料ガスの
雰囲気中に設置した基板の表面に、レーザ光を、集光し
ながら、前記基板に対して相対的に走査して配線を描画
する配線形成方法において、描画前の前記基板に絶縁性
レジスト薄膜を形成し、前記レジスト薄膜の絶縁所望部
分を、露光し、現像によりパターン化して残した後、結
線すべき配線の上部の前記レジスト薄膜をレーザ照射に
より蒸散させてのち、配線を描画することを特徴とす
る。The wiring forming method of the present invention is characterized in that the laser light is focused on the surface of a substrate placed in an atmosphere of a raw material gas for depositing a conductive material by a thermal decomposition reaction, In a wiring forming method of drawing wiring by scanning relative to a substrate, an insulating resist thin film is formed on the substrate before drawing, and an insulating desired portion of the resist thin film is exposed and patterned by development. After the remaining, the resist thin film on the wiring to be connected is evaporated by laser irradiation, and then the wiring is drawn.
【0009】また熱分解反応により導電性物質を析出す
る原料ガスの雰囲気中に設置した基板の表面に、レーザ
光を、集光しながら、前記基板に対して相対的に走査し
て配線を描画する配線形成方法において、描画前の前記
基板に絶縁性レジスト薄膜を形成し、結線すべき配線上
部を除いた前記レジスト薄膜の絶縁所望部分を露光し
て、現像によりパターン化したのち配線を描画すること
を特徴とする。Further, while the laser light is focused on the surface of the substrate placed in the atmosphere of the raw material gas for depositing the conductive substance by the thermal decomposition reaction, the wiring is drawn by relatively scanning the substrate. In the wiring forming method, an insulative resist thin film is formed on the substrate before drawing, and a desired insulating portion of the resist thin film except for the upper portion of the wiring to be connected is exposed, patterned after development, and then the wiring is drawn. It is characterized by
【0010】[0010]
【作用】半導体プロセスに用いられているレジストは塗
布・露光後、現像することによって自由自在なパターニ
ングが可能である。体積抵抗率の十分に高いレジストを
用いればパターニングしたレジスト薄膜を絶縁膜として
用いることが可能である。耐熱温度はレジストによって
異なるが通常250℃程度で固化し、安定となるので、
金属のレーザ直描を行っても、損傷が発生することはな
い。The resist used in the semiconductor process can be freely patterned by coating, exposing, and developing. If a resist having a sufficiently high volume resistivity is used, it is possible to use a patterned resist thin film as an insulating film. The heat resistant temperature varies depending on the resist, but it usually solidifies at about 250 ° C and becomes stable.
No damage occurs even if the metal is directly laser-drawn.
【0011】本発明はこのようなレジストの性質を利用
して、表面上に局所的な絶縁膜形成を要するLSI等の
基板上に、絶縁性レジストを塗布し、これを感光させる
波長のレーザ光を、配線幅より大きめの所望形状に掃引
し、現像することによって局所的に絶縁膜を形成し、結
線を要する配線上にレーザアブレーションによってコン
タクトホールを形成した後、金属膜形成用原料ガス雰囲
気でレーザ直描によりコンタクトホール間に配線形成す
ることによって既存配線間を結線するものである。The present invention utilizes the properties of such a resist to apply a laser beam having a wavelength at which an insulative resist is coated on a substrate such as an LSI which requires local formation of an insulating film on the surface and the resist is exposed to light. Is swept into a desired shape larger than the wiring width, and an insulating film is locally formed by developing, and a contact hole is formed on the wiring requiring wiring by laser ablation. The existing wirings are connected by forming the wirings between the contact holes by laser direct drawing.
【0012】また本発明はこのような耐熱性、絶縁性等
のレジストの性質を利用して、表面上に局所的な絶縁膜
形成を要するLSI等の基板上に、絶縁性レジストを塗
布し、これを感光させる波長のレーザ光を、結線を要す
る配線上へのコンタクトホール部分を除く形状で配線幅
より大きめの所望形状に掃引し、現像することによって
局所的に絶縁膜を形成し、金属膜形成用原料ガス雰囲気
でレーザ直描によりコンタクトホール間に配線形成する
ことによって既存配線を結線するものである。Further, the present invention utilizes the properties of the resist such as heat resistance and insulating property to apply the insulating resist onto a substrate such as LSI which requires local formation of an insulating film on the surface, A laser beam of a wavelength that sensitizes this is swept into a desired shape larger than the wiring width in a shape excluding the contact hole portion on the wiring that requires connection, and the insulating film is locally formed by developing, and a metal film is formed. The existing wiring is connected by forming the wiring between the contact holes by direct drawing with a laser in a forming material gas atmosphere.
【0013】本発明においては、塗布した膜自体を感光
するので、基板の種類に関係なく成膜することができ
る。またパターニング感光、現像を通してなされるの
で、直描配線をマスクとするエッチングが必要な場合の
ように絶縁膜の機械的強度を損なうこともない。In the present invention, since the applied film itself is exposed to light, it can be formed regardless of the type of substrate. Further, since it is performed through patterning exposure and development, the mechanical strength of the insulating film is not impaired as in the case where etching using the direct drawing wiring as a mask is required.
【0014】[0014]
【実施例】以下基板上に露出した配線を越えてその両側
の配線を結線する必要のある配線修正に本発明による方
法を適用した実施例を図面を参照して詳細に説明する。DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS An embodiment in which the method according to the present invention is applied to a wiring modification that requires wirings on both sides of the wiring over exposed wirings will be described in detail below with reference to the drawings.
【0015】図1は本発明の方法を表す模式図である。
まず(a)に示す露出した配線を有するLSI基板1の
表面に、(b)に示すように感光性ポリイミド膜2を、
塗布により形成した後、250℃にて10分程度ベーク
した。次に(c)に示すようにArレーザ光10の出射
光を絶縁膜形成部分に掃引し、現像液NMPにより現像
して(d)に示すようにポリイミド膜を残した。次に結
線を要する配線3と配線4の上のポリイミド膜をパルス
レーザであるYAGレーザ第2高調波6によるレーザア
ブレーションで蒸散させ、コンタクトホール7、コンタ
クトホール8を形成した。FIG. 1 is a schematic diagram showing the method of the present invention.
First, as shown in (b), a photosensitive polyimide film 2 is formed on the surface of an LSI substrate 1 having exposed wiring shown in (a).
After forming by coating, it was baked at 250 ° C. for about 10 minutes. Next, as shown in (c), the emitted light of the Ar laser light 10 was swept to the insulating film forming portion, and developed with a developing solution NMP to leave a polyimide film as shown in (d). Next, the polyimide films on the wirings 3 and 4 which require connection were evaporated by laser ablation using a YAG laser second harmonic wave 6, which is a pulse laser, to form contact holes 7 and contact holes 8.
【0016】続いて(e)に示すようにタングステンカ
ルボニル中でコンタクトホール7、コンタクトホール8
間にArレーザ10を掃引することによって、直描W線
9を形成し、配線同志を結線した。感光性ポリイミド膜
2により絶縁されている直描W線9と配線5との間の堆
積抵抗率は1×101 6 Ω・cmで十分に大きかった。
また直描時の温度上昇は高々150℃なのでポリイミド
膜に損傷が発生することはなかった。また本発明におい
ては長期の使用で絶縁膜、及び直描部分が剥がれたりす
ることはなく、十分に機械的強度をもった局所絶縁部分
を得ることができた。Subsequently, as shown in (e), contact holes 7 and 8 are formed in tungsten carbonyl.
The direct drawing W line 9 was formed by sweeping the Ar laser 10 between them, and the wirings were connected. The deposition resistance between the direct drawing W line 9 insulated by the photosensitive polyimide film 2 and the wiring 5 was 1 × 10 16 Ω · cm, which was sufficiently large.
Moreover, since the temperature rise during direct writing was at most 150 ° C., the polyimide film was not damaged. Further, in the present invention, the insulating film and the directly drawn portion were not peeled off after long-term use, and a local insulating portion having sufficient mechanical strength could be obtained.
【0017】また本発明は他の実施例として(b)に続
いて(f)のようにコンタクトホール11、コンタクト
ホール12を除く形状にArレーザ10を掃引してか
ら、(c)に示すように現像し、(e)に示すように直
描W配線9を形成しても、同様の特性をもった良好な局
所絶縁部分を得ることができた。Further, as another embodiment of the present invention, as shown in (c) after sweeping the Ar laser 10 into a shape excluding the contact holes 11 and 12 as shown in (f) following (b) as another embodiment. Even if it was developed and the direct drawing W wiring 9 was formed as shown in (e), a good local insulating portion having the same characteristics could be obtained.
【0018】本発明においては、薄膜の形成に可視レー
ザ光を用いるため、通常の配線直描時に用いる光源、及
び光学系をそのまま利用することができ、配線修正を引
き続いて行う場合も操作性が損なわれることがない。ま
た危険な原料ガスを用いないので作業上の安全性も損な
われない。また塗布した膜自体を感光するので、基板の
種類に関係なく成膜することができる。またパターニン
グは感光、現像を通してなされるので、直描配線をマス
クするエッチングは必要なく、絶縁膜の機械的強度を損
なうこともない。In the present invention, since the visible laser light is used for forming the thin film, the light source and the optical system used for direct drawing of the ordinary wiring can be used as they are, and the operability is improved even when the wiring is continuously corrected. It is not damaged. In addition, since no dangerous raw material gas is used, safety in work is not impaired. Moreover, since the applied film itself is exposed to light, it can be formed regardless of the type of substrate. Further, since the patterning is performed through exposure and development, etching for masking the direct drawing wiring is not necessary and the mechanical strength of the insulating film is not impaired.
【0019】本発明においては、レジストはかならずし
も感光性ポリイミドに限定されるものではなく、200
℃程度の耐熱性があり、直描に用いる光源で感光するレ
ジストであるなら、如何なるレジストでも構わない。例
えば、AZレジスト、PFI−15Aなども用いること
ができる。In the present invention, the resist is not necessarily limited to the photosensitive polyimide, and is not limited to 200.
Any resist may be used as long as it has a heat resistance of about ℃ and is exposed to a light source used for direct drawing. For example, AZ resist, PFI-15A, etc. can also be used.
【0020】[0020]
【発明の効果】以上説明したように本発明の方法によれ
ば、如何なる基板上にも、容易にかつ安全に、優れた機
械的強度をもった絶縁膜を形成することができる。As described above, according to the method of the present invention, it is possible to easily and safely form an insulating film having excellent mechanical strength on any substrate.
【図1】本発明の実施例を示す図である。FIG. 1 is a diagram showing an embodiment of the present invention.
1 シリコンLSI基板 2 感光性ポリイミド膜 3 配線 4 配線 5 配線 6 YAGレーザ第2高調波 7 コンタクトホール 8 コンタクトホール 9 直描W線 10 Arレーザ 11 コンタクトホール 12 コンタクトホール 1 Silicon LSI Substrate 2 Photosensitive Polyimide Film 3 Wiring 4 Wiring 5 Wiring 6 YAG Laser Second Harmonic Wave 7 Contact Hole 8 Contact Hole 9 Direct Drawing W Line 10 Ar Laser 11 Contact Hole 12 Contact Hole
Claims (2)
原料ガスの雰囲気中に設置した基板の表面に、レーザ光
を、集光しながら、前記基板に対して相対的に走査して
配線を描画前する配線形成方法において、描画前の前記
基板に絶縁性レジスト薄膜を形成し、前記レジスト薄膜
の絶縁所望部分を、露光し、現像によりパターン化して
残した後、結線すべき配線の上部の前記レジスト薄膜を
レーザ照射により蒸散させてのち、配線を描画すること
を特徴とする配線形成方法。1. A wiring is provided on a surface of a substrate placed in an atmosphere of a raw material gas that deposits a conductive substance by a thermal decomposition reaction while scanning laser light while relatively focusing the laser light on the substrate. In the wiring forming method before drawing, an insulating resist thin film is formed on the substrate before drawing, and an insulating desired portion of the resist thin film is exposed, and after patterning is left by development, the upper part of the wiring to be connected is formed. A method for forming a wiring, wherein the resist thin film is evaporated by laser irradiation and then a wiring is drawn.
原料ガスの雰囲気中に設置した基板の表面に、レーザ光
を、集光しながら、前記基板に対して相対的に走査して
配線を描画する配線形成方法において、描画前の前記基
板に絶縁性レジスト薄膜を形成し、結線すべき配線上部
を除いた前記レジスト薄膜の絶縁所望部分を露光して、
現像によりパターン化したのちに配線を描画することを
特徴とする配線形成方法。2. A laser beam is focused on a surface of a substrate placed in an atmosphere of a raw material gas for depositing a conductive substance by a thermal decomposition reaction, and scanning is performed relative to the substrate to form a wiring. In the wiring forming method for drawing, an insulating resist thin film is formed on the substrate before drawing, and an insulating desired portion of the resist thin film except the upper portion of the wiring to be connected is exposed,
A wiring forming method, which comprises patterning by development and then drawing wiring.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP5136344A JP2666680B2 (en) | 1993-06-08 | 1993-06-08 | Wiring formation method |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP5136344A JP2666680B2 (en) | 1993-06-08 | 1993-06-08 | Wiring formation method |
Publications (2)
Publication Number | Publication Date |
---|---|
JPH06349823A true JPH06349823A (en) | 1994-12-22 |
JP2666680B2 JP2666680B2 (en) | 1997-10-22 |
Family
ID=15173007
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP5136344A Expired - Fee Related JP2666680B2 (en) | 1993-06-08 | 1993-06-08 | Wiring formation method |
Country Status (1)
Country | Link |
---|---|
JP (1) | JP2666680B2 (en) |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2008034832A (en) * | 2006-07-04 | 2008-02-14 | Semiconductor Energy Lab Co Ltd | Process for fabricating display |
US8916230B2 (en) | 2006-07-04 | 2014-12-23 | Semiconductor Energy Laboratory Co., Ltd. | Method for manufacturing display device |
Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS6324640A (en) * | 1986-05-29 | 1988-02-02 | マサチュ−セッツ・インステチュ−ト・オブ・テクノロジ− | Method and apparatus for applying heat-resistant metal |
JPH01278044A (en) * | 1988-04-28 | 1989-11-08 | Nec Corp | Wiring correction method and its equipment |
-
1993
- 1993-06-08 JP JP5136344A patent/JP2666680B2/en not_active Expired - Fee Related
Patent Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS6324640A (en) * | 1986-05-29 | 1988-02-02 | マサチュ−セッツ・インステチュ−ト・オブ・テクノロジ− | Method and apparatus for applying heat-resistant metal |
JPH01278044A (en) * | 1988-04-28 | 1989-11-08 | Nec Corp | Wiring correction method and its equipment |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2008034832A (en) * | 2006-07-04 | 2008-02-14 | Semiconductor Energy Lab Co Ltd | Process for fabricating display |
US8916230B2 (en) | 2006-07-04 | 2014-12-23 | Semiconductor Energy Laboratory Co., Ltd. | Method for manufacturing display device |
Also Published As
Publication number | Publication date |
---|---|
JP2666680B2 (en) | 1997-10-22 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US5505320A (en) | Method employing laser ablating for providing a pattern on a substrate | |
US4428796A (en) | Adhesion bond-breaking of lift-off regions on semiconductor structures | |
JPH033378B2 (en) | ||
JP3209875B2 (en) | Substrate manufacturing method and substrate | |
JPS5943029A (en) | Lift-off wafer treatment | |
US5963826A (en) | Method of forming contact hole and multilayered lines structure | |
JP2666680B2 (en) | Wiring formation method | |
US6376155B2 (en) | Patterning method in semiconductor device fabricating process | |
EP0178654A2 (en) | Method of manufacturing a semiconductor device comprising a method of patterning an organic material | |
JP2712916B2 (en) | Wiring formation method | |
JP2705345B2 (en) | Wiring formation method | |
JP3136624B2 (en) | Film formation method | |
JP2572112B2 (en) | Via hole formation method | |
JPS63299253A (en) | Manufacture of semiconductor device | |
JPS6156618B2 (en) | ||
JPS6056295B2 (en) | Manufacturing method of semiconductor device | |
JPH06196440A (en) | Wiring forming method | |
JPS6259919B2 (en) | ||
JPS6256956A (en) | Production of heat resistant insulating pattern | |
JPS61113257A (en) | Manufacture of semiconductor device | |
JPS60236248A (en) | Forming layer for multilayer wirings | |
JP3092188B2 (en) | Method of forming insulating film | |
CN114300342A (en) | Photoetching method of source and drain electrodes and preparation method of thin film transistor | |
JP2673042B2 (en) | Method for manufacturing semiconductor device | |
JPH07231158A (en) | Wiring formation method |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
A01 | Written decision to grant a patent or to grant a registration (utility model) |
Free format text: JAPANESE INTERMEDIATE CODE: A01 Effective date: 19970527 |
|
LAPS | Cancellation because of no payment of annual fees |