JPH0631738Y2 - 高密度実装混成集積回路 - Google Patents
高密度実装混成集積回路Info
- Publication number
- JPH0631738Y2 JPH0631738Y2 JP1990067478U JP6747890U JPH0631738Y2 JP H0631738 Y2 JPH0631738 Y2 JP H0631738Y2 JP 1990067478 U JP1990067478 U JP 1990067478U JP 6747890 U JP6747890 U JP 6747890U JP H0631738 Y2 JPH0631738 Y2 JP H0631738Y2
- Authority
- JP
- Japan
- Prior art keywords
- chip
- layer
- integrated circuit
- insulating layer
- chip component
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP1990067478U JPH0631738Y2 (ja) | 1990-06-26 | 1990-06-26 | 高密度実装混成集積回路 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP1990067478U JPH0631738Y2 (ja) | 1990-06-26 | 1990-06-26 | 高密度実装混成集積回路 |
Publications (2)
Publication Number | Publication Date |
---|---|
JPH036867U JPH036867U (enrdf_load_stackoverflow) | 1991-01-23 |
JPH0631738Y2 true JPH0631738Y2 (ja) | 1994-08-22 |
Family
ID=31601087
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP1990067478U Expired - Lifetime JPH0631738Y2 (ja) | 1990-06-26 | 1990-06-26 | 高密度実装混成集積回路 |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPH0631738Y2 (enrdf_load_stackoverflow) |
Family Cites Families (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS5788959U (enrdf_load_stackoverflow) * | 1980-11-20 | 1982-06-01 | ||
JPS58105168U (ja) * | 1982-01-13 | 1983-07-18 | 日立電子株式会社 | 多層配線板の部品取付構造 |
JPS60208859A (ja) * | 1984-04-02 | 1985-10-21 | Toshiba Corp | 混成機能回路 |
JPS61222793A (ja) * | 1985-03-28 | 1986-10-03 | 三菱電機株式会社 | Icカ−ドの製造方法 |
-
1990
- 1990-06-26 JP JP1990067478U patent/JPH0631738Y2/ja not_active Expired - Lifetime
Also Published As
Publication number | Publication date |
---|---|
JPH036867U (enrdf_load_stackoverflow) | 1991-01-23 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US7541278B2 (en) | Interconnect substrate, semiconductor device, methods of manufacturing the same, circuit board, and electronic equipment | |
US8120170B2 (en) | Integrated package circuit with stiffener | |
KR100661948B1 (ko) | 회로 장치 및 그의 제조 방법 | |
US6967138B2 (en) | Process for manufacturing a substrate with embedded capacitor | |
JP5090749B2 (ja) | 半導体パッケージ及びその製造方法 | |
US20010047588A1 (en) | Electronic interconnection medium having offset electrical mesh plane | |
KR20020014697A (ko) | 반도체장치 | |
US7265451B2 (en) | Semiconductor and method for producing a semiconductor | |
US9111845B2 (en) | Integrated circuit package with printed circuit layer | |
KR20200028031A (ko) | 통합 상호 연결 구조를 갖는 전자 패키지 및 그 제조 방법 | |
US20080017402A1 (en) | Substrate module with high thermal conductivity and its fabrication method of same | |
US20180042115A1 (en) | Electronic component-embedded board and electronic component device | |
US20080073797A1 (en) | Semiconductor die module and package and fabricating method of semiconductor package | |
JPH0631738Y2 (ja) | 高密度実装混成集積回路 | |
EP1688995B1 (en) | Interposer for decoupling integrated circuits on a circuit board | |
US6404662B1 (en) | Rambus stakpak | |
CN101351876B (zh) | 用于集成电路封装的具有最大化可用面积的条带及其位置识别方法 | |
KR100738134B1 (ko) | 회로 장치의 제조 방법 | |
KR100706505B1 (ko) | 반도체 패키지 | |
US20240047328A1 (en) | Semiconductor package with substrate cavity | |
JP3502749B2 (ja) | 半導体装置 | |
JPS62101064A (ja) | 高密度集積回路装置 | |
JP4598573B2 (ja) | 受動部品内蔵モジュールの製造方法 | |
TW202449917A (zh) | 電子封裝件及其製法 | |
JP3216940B2 (ja) | マルチチップモジュ−ル集合基板 |